- 您现在的位置：买卖IC网 > Datasheet目录368 > W9412G6JH-5I (Winbond Electronics)IC DDR SDRAM 128MBIT 66TSOPII Datasheet资料下载
参数资料
| 型号： | W9412G6JH-5I |
| 厂商： | Winbond Electronics |
| 文件页数： | 13/53页 |
| 文件大小： | 0K |
| 描述： | IC DDR SDRAM 128MBIT 66TSOPII |
| 标准包装： | 200 |
| 格式 - 存储器： | RAM |
| 存储器类型： | DDR SDRAM |
| 存储容量： | 128M（8Mx16） |
| 速度： | 200MHz |
| 接口： | 并联 |
| 电源电压： | 2.3 V ~ 2.7 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 66-TSSOP（0.400"，10.16mm 宽） |
| 供应商设备封装： | 66-TSOP II |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页
W9412G6JH
8.4
8.5
8.6
8.7
Write Operation
Issuing the Write command after t RCD from the bank activate command. The input data is latched
sequentially, synchronizing with both edges(rising & falling) of DQS after the Write command
(Burst write operation). The burst length of the Write data (Burst Length) and Addressing Mode
must be set in the Mode Register at power-up.
When the Precharge operation is performed in a bank during a Burst Write operation, the Burst
operation is terminated.
When the Write with Auto-precharge command is issued, the Precharge operation is performed
automatically after the Write cycle, then the bank is switched to the idle state, The Write with Auto-
precharge command cannot be interrupted by any other command for the entire burst data
duration.
Refer to the diagrams for Write operation.
Precharge
There are two Commands, which perform the precharge operation (Bank Precharge and
Precharge All). When the Bank Precharge command is issued to the active bank, the bank is
precharged and then switched to the idle state. The Bank Precharge command can precharge one
bank independently of the other bank and hold the unprecharged bank in the active state. The
maximum time each bank can be held in the active state is specified as t RAS (max) . Therefore, each
bank must be precharged within t RAS(max) from the bank activate command.
The Precharge All command can be used to precharge all banks simultaneously. Even if banks
are not in the active state, the Precharge All command can still be issued. In this case, the
Precharge operation is performed only for the active bank and the precharge bank is then
switched to the idle state.
Burst Termination
When the Precharge command is used for a bank in a Burst cycle, the Burst operation is
terminated. When Burst Read cycle is interrupted by the Precharge command, read operation is
disabled after clock cycle of (CAS Latency) from the Precharge command. When the Burst Write
cycle is interrupted by the Precharge command, the input circuit is reset at the same clock cycle at
which the precharge command is issued. In this case, the DM signal must be asserted “high”
during t WR to prevent writing the invalided data to the cell array.
When the Burst Read Stop command is issued for the bank in a Burst Read cycle, the Burst Read
operation is terminated. The Burst read Stop command is not supported during a write burst
operation. Refer to the diagrams for Burst termination.
Refresh Operation
Two types of Refresh operation can be performed on the device: Auto Refresh and Self Refresh.
By repeating the Auto Refresh cycle, each bank in turn refreshed automatically. The Refresh
operation must be performed 4096 times (rows) within 64mS. The period between the Auto
Refresh command and the next command is specified by t RFC .
Self Refresh mode enters issuing the Self Refresh command (CKE asserted “low”) while all banks
are in the idle state. The device is in Self Refresh mode for as long as CKE held “low”. In the case
of distributed Auto Refresh commands, distributed auto refresh commands must be issued every
15.6 μS and the last distributed Auto Refresh commands must be performed within 15.6 μS before
entering the self refresh mode. After exiting from the Self Refresh mode, the refresh operation
must be performed within 15.6 μS. In Self Refresh mode, all input/output buffers are disabled,
resulting in lower power dissipation (except CKE buffer). Refer to the diagrams for Refresh
operation.
Publication Release Date: Jan. 14, 2014
- 13 -
Revision: A04
相关PDF资料 |
PDF描述 |
|---|---|
| W9425G6EH-5 | IC DDR-400 SDRAM 256MB 66TSSOPII |
| W9425G6JH-5I | IC DDR SDRAM 256MBIT 66TSOPII |
| W947D2HBJX5E | IC LPDDR SDRAM 128MBIT 90VFBGA |
| W948D2FBJX5E | IC LPDDR SDRAM 256MBIT 90VFBGA |
| W949D2CBJX5E | IC LPDDR SDRAM 512MBIT 90VFBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W9412G6JH-5TR | 制造商:Winbond Electronics Corp 功能描述:128M DDR SDRAM X16 200MHZ, 65N |
| W942 | 制造商:Performance Tool 功能描述:6 Piece Hook and Pick Set 制造商:PERFORMANCE TOOLS 功能描述:6 PC HOOK AND PICK SET |
| W942508BH | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DRAM |
| W942508CH | 制造商:WINBOND 制造商全称:Winbond 功能描述:8M x 4 BANKS x 8 BIT DDR SDRAM |
| W942508CH-5 | 制造商:WINBOND 制造商全称:Winbond 功能描述:8M x 4 BANKS x 8 BIT DDR SDRAM |
发布紧急采购，3分钟左右您将得到回复。