- 您现在的位置：买卖IC网 > PDF目录297788 > W9464G2IB-4 (WINBOND ELECTRONICS CORP) 512K X 32 DDR DRAM, 0.6 ns, PBGA144 PDF资料下载
参数资料
| 型号： | W9464G2IB-4 |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 512K X 32 DDR DRAM, 0.6 ns, PBGA144 |
| 封装： | 12 X 12 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, LFBGA-144 |
| 文件页数： | 15/49页 |
| 文件大小： | 886K |
| 代理商： | W9464G2IB-4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
W9464G2IB
Publication Release Date: Aug. 06, 2009
- 22 -
Revision A01
8.4 Function Truth Table, continued
CURRENT
STATE
CS RAS CAS
WE
ADDRESS
COMMAND
ACTION
NOTES
H
X
DSL
NOP->Row active after tWR
L
H
X
NOP
NOP->Row active after tWR
L
H
L
X
BST
ILLEGAL
L
H
L
H
BA, CA, A8
READ/READA
ILLEGAL
3
L
H
L
BA, CA, A8
WRIT/WRITA
ILLEGAL
3
L
H
BA, RA
ACT
ILLEGAL
3
L
H
L
BA, A8
PRE/PREA
ILLEGAL
3
L
H
X
AREF/SELF
ILLEGAL
Write
Recovering
L
Op-Code
MRS/EMRS
ILLEGAL
H
X
DSL
NOP->Enter precharge after
tWR
L
H
X
NOP
NOP->Enter precharge after
tWR
L
H
L
X
BST
ILLEGAL
L
H
L
H
BA, CA, A8
READ/READA
ILLEGAL
3
L
H
L
BA, CA, A8
WRIT/WRITA
ILLEGAL
3
L
H
BA, RA
ACT
ILLEGAL
3
L
H
L
BA, A8
PRE/PREA
ILLEGAL
3
L
H
X
AREF/SELF
ILLEGAL
Write
Recovering
with Auto-
precharge
L
Op-Code
MRS/EMRS
ILLEGAL
H
X
DSL
NOP->Idle after tRC
L
H
X
NOP
NOP->Idle after tRC
L
H
L
X
BST
ILLEGAL
L
H
L
H
X
READ/WRIT
ILLEGAL
L
H
X
ACT/PRE/PREA
ILLEGAL
Refreshing
L
X
AREF/SELF/MRS/EMRS
ILLEGAL
H
X
DSL
NOP->Row after tMRD
L
H
X
NOP
NOP->Row after tMRD
L
H
L
X
BST
ILLEGAL
L
H
L
X
READ/WRIT
ILLEGAL
Mode
Register
Accessing
L
X
ACT/PRE/PREA/ARE
F/SELF/MRS/EMRS
ILLEGAL
Notes
:
1. All entries assume that CKE was active (High level) during the preceding clock cycle and the current clock cycle.
2. Illegal if any bank is not idle.
3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the
state of that bank.
4. Illegal if tRCD is not satisfied.
5. Illegal if tRAS is not satisfied.
6. Must satisfy burst interrupt condition.
7. Must avoid bus contention, bus turn around, and/or satisfy write recovery requirements.
8. Must mask preceding data which don’t satisfy tWR
Remark: H = High level, L = Low level, X = High or Low level (Don’t Care), V = Valid data
相关PDF资料 |
PDF描述 |
|---|---|
| WCMA2016U4X | 128K x 16 STATIC RAM |
| WCMA2016U4X-FF70 | 128K x 16 STATIC RAM |
| WDPI-3425J3525J-12 | 3425 MHz(Tx), 3525 MHz(Rx), DUPLEXER |
| WE-256K8-150CM | 256K X 8 EEPROM 5V, 150 ns, CDIP32 |
| WED3DG6418V10D1I | 16M X 64 SYNCHRONOUS DRAM MODULE, DMA144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W9464G6IB | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M × 4 BANKS × 16 BITS DDR SDRAM |
| W9464G6IH | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ?? 4 BANKS ?? 16 BITS DDR SDRAM |
| W9464G6JH | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS DDR SDRAM |
| W9464G6JH-4 | 制造商:Winbond Electronics Corp 功能描述:IC DDR SDRAM 64M 200MHZ 66TSOP |
| W9464G6JH-5 | 制造商:Winbond Electronics Corp 功能描述:64MBIT DDRI 制造商:Winbond Electronics Corp 功能描述:IC DDR SDRAM 64M 200MHZ 66TSOP |
发布紧急采购，3分钟左右您将得到回复。