- 您现在的位置：买卖IC网 > PDF目录297788 > W9464G2IB-4 (WINBOND ELECTRONICS CORP) 512K X 32 DDR DRAM, 0.6 ns, PBGA144 PDF资料下载
参数资料
| 型号： | W9464G2IB-4 |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 512K X 32 DDR DRAM, 0.6 ns, PBGA144 |
| 封装： | 12 X 12 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, LFBGA-144 |
| 文件页数： | 7/49页 |
| 文件大小： | 886K |
| 代理商： | W9464G2IB-4 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
W9464G2IB
Publication Release Date: Aug. 06, 2009
- 15 -
Revision A01
resulting in lower power dissipation (except CKE buffer). Refer to the diagrams for Refresh
operation.
7.8 Power Down Mode
Two types of Power Down Mode can be performed on the device: Active Power Down Mode and
Precharge Power Down Mode.
When the device enters the Power Down Mode, all input/output buffers are disabled resulting in
low power dissipation (except CKE buffer).
Power Down Mode enter asserting CKE “low” while the device is not running a burst cycle. Taking
CKE “high” can exit this mode. When CKE goes high, a No operation command must be input at
next CLK rising edge. Refer to the diagrams for Power Down Mode.
7.9 Input Clock Frequency Change during Precharge Power Down Mode
DDR SDRAM input clock frequency can be changed under following condition:
DDR SDRAM must be in precharged power down mode with CKE at logic LOW level. After a
minimum of 2 clocks after CKE goes LOW, the clock frequency may change to any frequency
between minimum and maximum operating frequency specified for the particular speed grade.
During an input clock frequency change, CKE must be held LOW. Once the input clock frequency
is changed, a stable clock must be provided to DRAM before precharge power down mode may be
exited. The DLL must be RESET via EMRS after precharge power down exit. An additional MRS
command may need to be issued to appropriately set CL etc. After the DLL relock time, the DRAM
is ready to operate with new clock frequency.
7.10 Mode Register Operation
The mode register is programmed by the Mode Register Set command (MRS/EMRS) when all
banks are in the idle state. The data to be set in the Mode Register is transferred using the A0 to
A10 and BA0, BA1 address inputs.
The Mode Register designates the operation mode for the read or write cycle. The register is
divided into five filed: (1) Burst Length field to set the length of burst data (2) Addressing Mode
selected bit to designate the column access sequence in a Burst cycle (3) CAS Latency field to set
the assess time in clock cycle (4) DLL reset field to reset the DLL (5) Regular/Extended Mode
Register filed to select a type of MRS (Regular/Extended MRS). EMRS cycle can be implemented
the extended function (DLL enable/Disable mode).
The initial value of the Mode Register (including EMRS) after power up is undefined; therefore the
Mode Register Set command must be issued before power operation.
相关PDF资料 |
PDF描述 |
|---|---|
| WCMA2016U4X | 128K x 16 STATIC RAM |
| WCMA2016U4X-FF70 | 128K x 16 STATIC RAM |
| WDPI-3425J3525J-12 | 3425 MHz(Tx), 3525 MHz(Rx), DUPLEXER |
| WE-256K8-150CM | 256K X 8 EEPROM 5V, 150 ns, CDIP32 |
| WED3DG6418V10D1I | 16M X 64 SYNCHRONOUS DRAM MODULE, DMA144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W9464G6IB | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M × 4 BANKS × 16 BITS DDR SDRAM |
| W9464G6IH | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ?? 4 BANKS ?? 16 BITS DDR SDRAM |
| W9464G6JH | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS DDR SDRAM |
| W9464G6JH-4 | 制造商:Winbond Electronics Corp 功能描述:IC DDR SDRAM 64M 200MHZ 66TSOP |
| W9464G6JH-5 | 制造商:Winbond Electronics Corp 功能描述:64MBIT DDRI 制造商:Winbond Electronics Corp 功能描述:IC DDR SDRAM 64M 200MHZ 66TSOP |
发布紧急采购，3分钟左右您将得到回复。