参数资料
型号: W948D2FBJX5I
厂商: WINBOND ELECTRONICS CORP
元件分类: DRAM
英文描述: 4M X 32 DDR DRAM, 5 ns, PBGA90
封装: 8 X 13 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-90
文件页数: 33/60页
文件大小: 1147K
代理商: W948D2FBJX5I
W948D6FB / W948D2FB
256Mb Mobile LPDDR
Publication Release Date : May, 24, 2011
- 39 -
Revision A01-003
7.6.13 Interrupting Write to Precharge
Data for any WRITE burst may be truncated by a subsequent PRECHARGE command as shown in figure below.
Note that only data-in pairs that are registered prior to the tWR period are written to the internal array, and any
subsequent data-in should be masked with DM, as shown in figure. Following the PRECHARGE command, a
subsequent command to the same bank cannot be issued until tRP is met.
BA,Col n
BA a(or
all)
BA,Col b
WRITE
PRE
NOP
CK
Command
Address
1) Dl b = Data in to column b.
2) An interrupted burst of 4, 8 or 16 is shown, 2 data elements are written.
3) tWR is referenced from the positive clock edge after the last desired Data In pair.
4) A10 is LOW with the WRITE command (Auto Precharge is disabled)
5) *1=can be Don't Care for programmed burst length of 4
6) *2=for programmed burst length of 4, DQS becomes Don't Care at this point
NOP
= Don't Care
DQS
DQ
DM
tDQSSmax
tWR
DI b
*1
*2
7.7 Precharge
The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks.
The bank(s) will be available for a subsequent row access a specified time (tRP) after the PRECHARGE command is
issued.
Input A10 determines whether one or all banks are to be precharged. In case where only one bank is to be
precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as “Dont Care”.
Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE
command being issued. A PRECHARGE command will be treated as a NOP if there is no open row in that bank, or if
the previously open row is already in the process of precharging.
相关PDF资料
PDF描述
W949D6CBHX6G 32M X 16 DDR DRAM, 5 ns, PBGA60
W949D2CBJX5I 16M X 32 DDR DRAM, 5 ns, PBGA90
W949D6CBHX6E 32M X 16 DDR DRAM, 5 ns, PBGA60
W949D2CBJX6G 16M X 32 DDR DRAM, 5 ns, PBGA90
W963B6BBN80E 512K X 16 PSEUDO STATIC RAM, 75 ns, PBGA48
相关代理商/技术参数
参数描述
W948D2FBJX5I TR 制造商:Winbond Electronics Corp 功能描述:256M MDDR, X32, 200MHZ, INDUST
W948D2FBJX6E 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR SDRAM 256M-Bit 8Mx32 1.8V 90-Pin VFBGA 制造商:Winbond Electronics 功能描述:LOW POWER DRAM 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W948D2FBJX6ETR 制造商:Winbond Electronics Corp 功能描述:256M MDDR, X32, 166MHZ, 65NM
W948D2FBJX6G 制造商:WINBOND 制造商全称:Winbond 功能描述:256Mb Mobile LPDDR
W948D6FB 制造商:WINBOND 制造商全称:Winbond 功能描述:256Mb Mobile LPDDR