参数资料
型号: W948D2FBJX5I
厂商: WINBOND ELECTRONICS CORP
元件分类: DRAM
英文描述: 4M X 32 DDR DRAM, 5 ns, PBGA90
封装: 8 X 13 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-90
文件页数: 44/60页
文件大小: 1147K
代理商: W948D2FBJX5I
W948D6FB / W948D2FB
256Mb Mobile LPDDR
Publication Release Date : May, 24, 2011
- 49 -
Revision A01-003
(256Mb, X32)
PARAMETER
SYMBOL
TEST CONDITION
-5
- 6
- 75
UNIT
Operating one
bank active-
precharge
current
IDD0
tRC = tRCmin ; tCK = tCKmin ; CKE is HIGH;
CS is
HIGH between valid commands; address inputs are
SWITCHING; data bus inputs are STABLE
40
38
35
mA
Precharge
power-down
standby current
IDD2P
all banks idle, CKE is LOW;
CS is HIGH, tCK
= tCKmin ; address and control inputs are
SWITCHING; data bus inputs are STABLE
Low
power
0.3
mA
Normal
power
0.4
Precharge
power-down
standby current
with clock stop
IDD2PS
all banks idle, CKE is LOW;
CS is HIGH, CK
= LOW,
= HIGH; address and control
inputs are SWITCHING; data bus inputs are
STABLE
Low
power
0.3
mA
Normal
power
0.4
Precharge non
power-down
standby current
IDD2N
all banks idle, CKE is HIGH;
CS is HIGH, tCK = tCKmin;
address and control inputs are SWITCHING; data bus
inputs are STABLE
10
mA
Precharge non
power-down
standby current
with clock stop
IDD2NS
all banks idle, CKE is HIGH;
CS is HIGH, CK = LOW,
=
HIGH;
address
and
control
inputs
are
SWITCHING; data bus inputs are STABLE
3
mA
Active power-
down standby
current
IDD3P
one bank active, CKE is LOW;
CS is HIGH, tCK =
tCKmin; address and control inputs are SWITCHING; data
bus inputs are STABLE
3
mA
Active power-
down standby
current with clock
stop
IDD3PS
one bank active, CKE is LOW;
CS is HIGH, CK = LOW,
=
HIGH;
address
and
control
inputs
are
SWITCHING; data bus inputs are STABLE
3
mA
Active non
power-down
standby current
IDD3N
one bank active, CKE is HIGH;
CS is HIGH, tCK =
tCKmin; address and control inputs are SWITCHING; data
bus inputs are STABLE
25
20
mA
Active non
power-down
standby current
with clock stop
IDD3NS
one bank active, CKE is HIGH;
CS is HIGH, CK = LOW,
=
HIGH;
address
and
control
inputs
are
SWITCHING; data bus inputs are STABLE
15
12
mA
Operating burst
read current
IDD4R
one bank active; BL = 4; CL = 3; tCK = tCKmin ;
continuous read bursts; IOUT = 0 mA; address inputs are
SWITCHING; 50% data change each burst transfer
75
70
mA
Operating burst
write current
IDD4W
one bank active; BL = 4; t CK = tCKmin ; continuous write
bursts; address inputs are SWITCHING; 50% data change
each burst transfer
55
50
mA
Auto-Refresh
Current
IDD5
tRC = tRFCmin ; tCK = tCKmin ; burst refresh; CKE is
HIGH; address and control inputs are SWITCHING; data
bus inputs are STABLE
50
mA
Deep Power-
Down current
IDD8(4)
Address and control inputs are STABLE; data bus inputs
are STABLE
10
uA
Notes:
1.
IDD specifications are tested after the device is properly initialized.
2.
Input slew rate is 1V/ns.
3.
Definitions for IDD:
LOW is defined as VIN ≤ 0.1 * VDDQ;HIGH is defined as VIN
≥ 0.9 * VDDQ;STABLE is defined as inputs stable at a HIGH or LOW level;
SWITCHING is defined as:
- Address and command: inputs changing between HIGH and LOW once per two clock cycles;
- Data bus inputs: DQ changing between HIGH and LOW once per clock cycle; DM and DQS are STABLE.
4.
IDD8 is a typical value at 25℃.
CK
相关PDF资料
PDF描述
W949D6CBHX6G 32M X 16 DDR DRAM, 5 ns, PBGA60
W949D2CBJX5I 16M X 32 DDR DRAM, 5 ns, PBGA90
W949D6CBHX6E 32M X 16 DDR DRAM, 5 ns, PBGA60
W949D2CBJX6G 16M X 32 DDR DRAM, 5 ns, PBGA90
W963B6BBN80E 512K X 16 PSEUDO STATIC RAM, 75 ns, PBGA48
相关代理商/技术参数
参数描述
W948D2FBJX5I TR 制造商:Winbond Electronics Corp 功能描述:256M MDDR, X32, 200MHZ, INDUST
W948D2FBJX6E 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR SDRAM 256M-Bit 8Mx32 1.8V 90-Pin VFBGA 制造商:Winbond Electronics 功能描述:LOW POWER DRAM 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W948D2FBJX6ETR 制造商:Winbond Electronics Corp 功能描述:256M MDDR, X32, 166MHZ, 65NM
W948D2FBJX6G 制造商:WINBOND 制造商全称:Winbond 功能描述:256Mb Mobile LPDDR
W948D6FB 制造商:WINBOND 制造商全称:Winbond 功能描述:256Mb Mobile LPDDR