- 您现在的位置：买卖IC网 > PDF目录276873 > W981216BH-6 (WINBOND ELECTRONICS CORP) 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 PDF资料下载
参数资料
| 型号： | W981216BH-6 |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 |
| 封装： | 0.400 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件页数： | 3/43页 |
| 文件大小： | 1380K |
| 代理商： | W981216BH-6 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
W981216BH
Publication Release Date: September 20, 2001
- 11 -
Revision A3
8. OPERATION MODE
Fully synchronous operations are performed to latch the commands at the positive edges of CLK.
Table 1 shows the truth table for the operation commands.
Table 1 Truth Table (Note (1), (2))
COMMAND
DEVICE
STATE
CKEN-1
CKEN
DQM
BS0, 1
A10
A0
A9
A11
CS
RAS
CAS
WE
Bank Active
Idle
H
x
v
L
H
Bank Pre-charge
Any
H
x
v
L
x
L
H
L
Pre-charge All
Any
H
x
H
x
L
H
L
Write
Active (3)
H
x
v
L
v
L
H
L
Write with Auto Pre-charge
Active (3)
H
x
v
H
v
L
H
L
Read
Active (3)
H
x
v
L
v
L
H
L
H
Read with Auto Pre-charge
Active (3)
H
x
v
H
v
L
H
L
H
Mode Register Set
Idle
H
x
v
L
No-operation
Any
H
x
L
H
Burst Stop
Active (4)
H
x
L
H
L
Device Deselect
Any
H
x
H
x
Auto Refresh
Idle
H
x
L
H
Self Refresh Entry
Idle
H
L
x
L
H
Self Refresh Exit
idle
(S.R.)
L
H
x
H
L
x
H
x
H
x
Clock Suspend Mode Entry
Active
H
L
x
Power Down Mode Entry
Idle
Active (5)
H
L
x
H
L
x
H
x
H
x
Clock Suspend Mode Exit
Active
L
H
x
Power Down Mode Exit
Any
(power
L
H
x
H
L
x
H
x
H
x
Data Write/Output Enable
Active
H
x
L
x
Data Write/Output Disable
Active
H
x
H
x
Notes:
(1) v = valid
x = Don't care
L = Low Level
H = High Level
(2) CKEn signal is input level when commands are provided.
CKEn-1 signal is the input level one clock cycle before the command is issued.
(3) These are state of bank designated by BS0, BS1 signals.
(4) Device state is full page burst operation.
(5) Power Down Mode can not be entered in the burst cycle.
When this command asserts in the burst cycle, device state is clock suspend mode.
相关PDF资料 |
PDF描述 |
|---|---|
| WF512K32-120G4Q5 | 512K X 32 FLASH 5V PROM MODULE, 120 ns, CQFP68 |
| WF512K32-60G1TQ5A | 512K X 32 FLASH 5V PROM MODULE, 60 ns, CQFP68 |
| WS128K32L-20G1UIA | 128K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CQFP68 |
| WS128K32L-20G1UMA | 128K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CQFP68 |
| WS128K32L-55G1TM | 128K X 32 MULTI DEVICE SRAM MODULE, 55 ns, CQFP68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W981216BH-75 | 制造商:Winbond Electronics Corp 功能描述:SDRAM, 8M x 16, 54 Pin, Plastic, TSOP |
| W9812G2GB | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M 】 4 BANKS 】 32BITS SDRAM |
| W9812G2GB-6 | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M 】 4 BANKS 】 32BITS SDRAM |
| W9812G2GB-6I | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M 】 4 BANKS 】 32BITS SDRAM |
| W9812G2GB-75 | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M 】 4 BANKS 】 32BITS SDRAM |
发布紧急采购，3分钟左右您将得到回复。