
Page 178
Cortina Systems LXT9785 and LXT9785E Advanced 8-Port 10/100 Mbps PHY Transceivers
LXT9785/LXT9785E
Datasheet
249241, Revision 11.0
16 April 2007
6.0 Test Specifications
Receive Start-of-Idle to CRS
de-asserted
t4
–
17
18
BT3
Synchronous sampling of SMII2
SYNC setup to REFCLK rising
edge
t5
1.5
–
ns
–
SYNC hold from REFCLK rising
edge
t6
1.0
–
ns
–
Figure 44
SMII - 10BASE-T Transmit Timing
Table 66
SMII-10BASE-T Transmit Timing Parameters
Parameter
Sym
Min
Typ1
Max
Units
Test
Conditions
SYNC setup to REFCLK rising edge and
TxData setup to REFCLK rising edge
t1
1.5
–
ns
–
SYNC hold to REFCLK rising edge and
TxData hold from REFCLK rising edge
t2
1.0
–
ns
–
TxEN sampled to start-of-frame
t3
–
10
14
BT2
–
1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production
testing.
2. “BT” signifies bit times at the line rate (that is, BT = 100 ns if using 10BASE-T, BT = 10 ns if using
100BASE-TX or 100BASE-FX).
Note:
The table latency values are derived with the hardware configuration pins FIFOSEL[1:0] set at a
default configuration of 00 (32 bits of initial fill).
Table 65
SMII - 10BASE-T Receive Timing Parameters (Sheet 2 of 2)
Parameter
Sym
Min
Typ1
Max
Units
Test Conditions
1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production
testing.
2. Assumes each SMII segment is sampled for CRS.
3. “BT” signifies bit times at the line rate (that is, BT = 100 ns if using 10BASE-T, BT = 10 ns if using
100BASE-TX or 100BASE-FX).
Note:
The table latency values are derived with the hardware configuration pins FIFOSEL[1:0] set at a
default configuration of 00 (32 bits of initial fill).
TxData
TPFO
t1
t2
t3
SYNC
t1
t2
REFCLK