参数资料
| 型号： | X98017L128-3.3-Z |
| 厂商： | Intersil |
| 文件页数： | 29/29页 |
| 文件大小： | 0K |
| 描述： | IC VIDEO DIGITIZER TRPL 128MQFP |
| 标准包装： | 66 |
| 类型： | 视频数字转换器，3 通道 AFE |
| 应用： | LCD 电视机/监控器 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-MQFP（14x20） |
| 包装： | 托盘 |
| 产品目录页面： | 1247 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页
9
FN8218.3
March 8, 2006
Pin Descriptions
SYMBOL
PIN
DESCRIPTION
RIN1
7
Analog input. Red channel 1. DC couple or AC couple through 0.1F.
GIN1
12
Analog input. Green channel 1. DC couple or AC couple through 0.1F.
BIN1
19
Analog input. Blue channel 1. DC couple or AC couple through 0.1F.
RGBGND1
13
Analog input. Ground reference for the R, G, and B inputs of channel 1 in the DC coupled configuration.
Connect to the same ground as channel 1's R, G, and B termination resistors. This signal is not used in the
AC-coupled configuration, but the pin should still be tied to GNDA.
SOGIN1
14
Analog input. Sync on Green. Connect to GIN1 through a 0.01F capacitor in series with a 500 resistor.
HSYNCIN1
33
Digital input, 5V tolerant, 240mV hysteresis, 1.2k
impedance to GNDA. Connect to channel 1's HSYNC
signal through a 680
series resistor.
VSYNCIN1
44
Digital input, 5V tolerant, 500mV hysteresis. Connect to channel 1's VSYNC signal.
RIN2
22
Analog input. Red channel 2. DC couple or AC couple through 0.1F.
GIN2
24
Analog input. Green channel 2. DC couple or AC couple through 0.1F.
BIN2
28
Analog input. Blue channel 2. DC couple or AC couple through 0.1F.
RGBGND2
25
Analog input. Ground reference for the R, G, and B inputs of channel 2 in the DC coupled configuration.
Connect to the same ground as channel 1's R, G, and B termination resistors. This signal is not used in the
AC-coupled configuration, but the pin should still be tied to GNDA.
SOGIN2
26
Analog input. Sync on Green. Connect to GIN1 through a 0.01F capacitor in series with a 500 resistor.
HSYNCIN2
34
Digital input, 5V tolerant, 240mV hysteresis, 1.2k
impedance to GNDA. Connect to channel 2's HSYNC
signal through a 680
series resistor.
VSYNCIN2
45
Digital input, 5V tolerant, 500mV hysteresis. Connect to channel 2's VSYNC signal.
CLOCKINVIN
41
Digital input, 5V tolerant. When high, changes the pixel sampling phase by 180 degrees. Toggle at frame
rate during VSYNC to allow 2x undersampling to sample odd and even pixels on sequential frames. Tie to
DGND if unused.
RESET
46
Digital input, 5V tolerant, active low, 70k
pull-up to VD. Take low for at least 1s and then high again to
reset the X98017. This pin is not necessary for normal use and may be tied directly to the VD supply.
XTALIN
39
Analog input. Connect to external 23MHz to 27MHz crystal and load capacitor (see crystal spec for
recommended loading). Typical oscillation amplitude is 1.0VP-P centered around 0.5V.
XTALOUT
40
Analog output. Connect to external 23MHz to 27MHz crystal and load capacitor (see crystal spec for
recommended loading). Typical oscillation amplitude is 1.0VP-P centered around 0.5V.
XTALCLKOUT
47
3.3V digital output. Buffered crystal clock output at fXTAL or fXTAL/2. May be used as system clock for other
system components.
SADDR
48
Digital input, 5V tolerant. Address = 0x4C (0x98 including R/W bit) when tied low. Address = 0x4D (0x9A
including R/W bit) when tied high.
SCL
50
Digital input, 5V tolerant, 500mV hysteresis. Serial data clock for 2-wire interface.
SDA
49
Bidirectional Digital I/O, open drain, 5V tolerant. Serial data I/O for 2-wire interface.
RP[7:0]
112-119
3.3V digital output. Red channel, primary pixel data. 58K pulldown when three-stated.
RS[7:0]
100-107
3.3V digital output. Red channel, secondary pixel data. 58K pulldown when three-stated.
GP[7:0]
90-97
3.3V digital output. Green channel, primary pixel data. 58K pulldown when three-stated.
GS[7:0]
80-87
3.3V digital output. Green channel, secondary pixel data. 58K pulldown when three-stated.
BP[7:0]
68-75
3.3V digital output. Blue channel, primary pixel data. 58K pulldown when three-stated.
BS[7:0]
55-62
3.3V digital output. Blue channel, secondary pixel data. 58K pulldown when three-stated.
DATACLK
121
3.3V digital output. Data clock output. Equal to pixel clock rate in 24 bit mode, one half pixel clock rate in 48
bit mode.
DATACLK
122
3.3V digital output. Inverse of DATACLK.
X98017
相关PDF资料 |
PDF描述 |
|---|---|
| X98021L128-3.3-Z | IC TRPL VID DIGITIZER 128MQFP |
| X98024L128-3.3-Z | IC TRPL VID DIGITIZER 128MQFP |
| X98027L128-3.3-Z | IC TRPL VID DIGITIZER 128MQFP |
| XC25BS5001MR-G | IC CLK BUFFER PLL SOT26 |
| XC25BS7001ER-G | IC CLK GENERATOR PLL USP-6C |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X98021 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:210MHz Triple Video Digitizer with Digital PLL |
| X98021_06 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:210MHz Triple Video Digitizer with Digital PLL |
| X98021EVAL | 制造商:Intersil Corporation 功能描述:EVALUATION BOARD FOR X98021 - Bulk |
| X98021L128-3.3 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:210MHz Triple Video Digitizer with Digital PLL |
| X98021L128-3.3-Z | 功能描述:IC TRPL VID DIGITIZER 128MQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 视频处理 系列:- 标准包装:250 系列:- 类型:电平移位器 应用:LCD 电视机/监控器 安装类型:表面贴装 封装/外壳:28-WFQFN 裸露焊盘 供应商设备封装:28-WQFN（4x4）裸露焊盘 包装:带卷 (TR) 其它名称:296-32523-2TPS65198RUYT-ND |
发布紧急采购，3分钟左右您将得到回复。