参数资料
型号: XC3S50AN-4TQ144I
厂商: Xilinx Inc
文件页数: 60/123页
文件大小: 0K
描述: IC FPGA SPARTAN 3AN 144TQFP
标准包装: 60
系列: Spartan®-3AN
LAB/CLB数: 176
逻辑元件/单元数: 1584
RAM 位总计: 55296
输入/输出数: 108
门数: 50000
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 144-LQFP
供应商设备封装: 144-TQFP(20x20)
Spartan-3AN FPGA Family: DC and Switching Characteristics
DS557 (v4.1) April 1, 2011
Product Specification
41
Timing Measurement Methodology
When measuring timing parameters at the programmable
I/Os, different signal standards call for different test
conditions. Table 30 lists the conditions to use for each
standard.
The method for measuring Input timing is as follows: A
signal that swings between a Low logic level of VL and a
High logic level of VH is applied to the Input under test.
Some standards also require the application of a bias
voltage to the VREF pins of a given bank to properly set the
input-switching threshold. The measurement point of the
Input signal (VM) is commonly located halfway between VL
and VH.
The Output test setup is shown in Figure 11. A termination
voltage VT is applied to the termination resistor RT, the other
end of which is connected to the Output. For each standard,
RT and VT generally take on the standard values
recommended for minimizing signal reflections. If the
standard does not ordinarily use terminations (for example,
LVCMOS, LVTTL), then RT is set to 1M to indicate an
open connection, and VT is set to zero. The same
measurement point (VM) that was used at the Input is also
used at the Output.
X-Ref Target - Figure 11
Figure 11: Output Test Setup
FPGA Output
VT (VREF)
RT (RREF)
VM (VMEAS)
CL (CREF)
DS312-3_04_102406
Notes:
1.
The names shown in parentheses are
used in the IBIS file.
Table 30: Test Methods for Timing Measurement at I/Os
Signal Standard
(IOSTANDARD)
Inputs
Outputs(2)
Inputs and
Outputs
VREF (V)
VL (V)
VH (V)
RT ()VT (V)
VM (V)
Single-Ended
LVTTL
0
3.3
1M
0
1.4
LVCMOS33
0
3.3
1M
0
1.65
LVCMOS25
0
2.5
1M
0
1.25
LVCMOS18
0
1.8
1M
0
0.9
LVCMOS15
0
1.5
1M
0
0.75
LVCMOS12
0
1.2
1M
0
0.6
PCI33_3
Rising
–Note 3
Note 3
25
0
0.94
Falling
25
3.3
2.03
PCI66_3
Rising
–Note 3
Note 3
25
0
0.94
Falling
25
3.3
2.03
HSTL_I
0.75
VREF – 0.5
VREF + 0.5
50
0.75
VREF
HSTL_III
0.9
VREF – 0.5
VREF + 0.5
50
1.5
VREF
HSTL_I_18
0.9
VREF – 0.5
VREF + 0.5
50
0.9
VREF
HSTL_II_18
0.9
VREF – 0.5
VREF + 0.5
25
0.9
VREF
HSTL_III_18
1.1
VREF – 0.5
VREF + 0.5
50
1.8
VREF
SSTL18_I
0.9
VREF – 0.5
VREF + 0.5
50
0.9
VREF
SSTL18_II
0.9
VREF – 0.5
VREF + 0.5
25
0.9
VREF
SSTL2_I
1.25
VREF – 0.75
VREF + 0.75
50
1.25
VREF
SSTL2_II
1.25
VREF – 0.75
VREF + 0.75
25
1.25
VREF
SSTL3_I
1.5
VREF – 0.75
VREF + 0.75
50
1.5
VREF
SSTL3_II
1.5
VREF – 0.75
VREF + 0.75
25
1.5
VREF
相关PDF资料
PDF描述
748333-2 CONTACT, HD22 PIN, 30AU
748333-5 CONTACT, HD22 PIN, FLAU
24LC024-E/MS IC EEPROM 2KBIT 400KHZ 8MSOP
24C02CT-E/MNY IC SRL EEPROM 256KX8 V 8-TDFN
24LC08BT-E/MNY IC EEPROM 8KBIT 400KHZ 8TDFN
相关代理商/技术参数
参数描述
XC3S50AN-4TQG144C 功能描述:IC SPARTAN-3AN FPGA 50K 144TQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3AN 标准包装:60 系列:XP LAB/CLB数:- 逻辑元件/单元数:10000 RAM 位总计:221184 输入/输出数:244 门数:- 电源电压:1.71 V ~ 3.465 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:388-BBGA 供应商设备封装:388-FPBGA(23x23) 其它名称:220-1241
XC3S50AN-4TQG144CES 制造商:Xilinx 功能描述:
XC3S50AN-4TQG144I 功能描述:IC FPGA SPARTAN-3AN50K 144-TQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3AN 标准包装:60 系列:XP LAB/CLB数:- 逻辑元件/单元数:10000 RAM 位总计:221184 输入/输出数:244 门数:- 电源电压:1.71 V ~ 3.465 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:388-BBGA 供应商设备封装:388-FPBGA(23x23) 其它名称:220-1241
XC3S50AN-4TQG144ICES 制造商:Xilinx 功能描述:
XC3S50AN-5FT256C 制造商:Xilinx 功能描述:SPARTAN3AN - Trays 制造商:Xilinx 功能描述:IC FPGA SPARTAN-3AN 50K 256BGA 制造商:Xilinx 功能描述:IC FPGA 195 I/O 256FTBGA