参数资料
| 型号： | XRT75R12IB |
| 厂商： | Exar Corporation |
| 文件页数： | 72/90页 |
| 文件大小： | 0K |
| 描述： | IC LIU E3/DS3/STS-1 12CH 420TBGA |
| 标准包装： | 40 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 12/12 |
| 规程： | DS3，E3，STS-1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 420-LBGA 裸露焊盘 |
| 供应商设备封装： | 420-TBGA（35x35） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页当前第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页
XRT75R12
71
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
REV. 1.0.4
3
FL Alarm Declared
R/O
FL (FIFO Limit) Alarm Declared:
This READ-ONLY bit-field indicates whether or not the Jitter Attenuator
block (within Channel_n) is currently declaring the FIFO Limit Alarm.
The Jitter Attenuator block will declare the FIFO Limit Alarm anytime the Jit-
ter Attenuator FIFO comes within two bit-periods of either overflowing or
under-running.
Conversely, the Jitter Attenuator block will clear the FIFO Limit Alarm any-
time the Jitter Attenuator FIFO is NO longer within two bit-periods of either
overflowing or under-running.
Typically, this Alarm will only be declared whenever there is a very serious
problem with timing or jitter in the system.
0 - Indicates that the Jitter Attenuator block (within Channel_n) is NOT cur-
rently declaring the FIFO Limit Alarm condition.
1 - Indicates that the Jitter Attenuator block (within Channel_n) is currently
declaring the FIFO Limit Alarm condition.
NOTE: This bit-field is only active if the Jitter Attenuator (within Channel_n)
has been enabled.
2
Receive LOL Condi-
tion Declared
R/O
Receive LOL (Loss of Lock) Condition Declared:
This READ-ONLY bit-field indicates whether or not the Receive Section
(within Channel_n) is currently declaring the LOL (Loss of Lock) condition.
The Receive Section (of Channel_n) will declare the LOL Condition, if the
frequency of the Recovered Clock signal differs from that of the reference
clock programmed for that channel (from the appropriate oscillator or the
SFM clock synthesizer if in that mode) by 0.5% (or 5000ppm) or more .
0 - Indicates that the Receive Section of Channel_n is NOT currently declar-
ing the LOL Condition.
1 - Indicates that the Receive Section of Channel_n is currently declaring
the LOL Condition and the recovered clock differs by more than 0.5%..
TABLE 34: ALARM STATUS REGISTER - CHANNEL n ADDRESS LOCATION = 0XM3
(n = [0:11] & M= 0-5 & 8-D)
BIT NUMBER
NAME
TYPE
DESCRIPTION
相关PDF资料 |
PDF描述 |
|---|---|
| ISL267450AIUZ-T | IC INTERFACE |
| MS3116P16-8P | CONN PLUG 8POS STRAIGHT W/PINS |
| IDT72V815L15PFI | IC FIFO SYNC 512X18 15NS 128QFP |
| MS27513E8F35SD | CONN RCPT 6POS BOX MNT W/SCKT |
| MS3101E16-12S | CONN RCPT 1POS FREE HNG W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT75R12IB-F | 功能描述:外围驱动器与原件 - PCI 12 Channel 3.3V-5V temp -45 to 85C RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT75R12IB-L | 功能描述:LIN 收发器 Attenuator RoHS:否 制造商:NXP Semiconductors 工作电源电压: 电源电流: 最大工作温度: 封装 / 箱体:SO-8 |
| XRT75VL00 | 制造商:EXAR 制造商全称:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR |
| XRT75VL00_08 | 制造商:EXAR 制造商全称:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR |
| XRT75VL00D | 制造商:EXAR 制造商全称:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER |
发布紧急采购，3分钟左右您将得到回复。