参数资料
型号: XRT75R12IB
厂商: Exar Corporation
文件页数: 75/90页
文件大小: 0K
描述: IC LIU E3/DS3/STS-1 12CH 420TBGA
标准包装: 40
类型: 线路接口装置(LIU)
驱动器/接收器数: 12/12
规程: DS3,E3,STS-1
电源电压: 3.135 V ~ 3.465 V
安装类型: 表面贴装
封装/外壳: 420-LBGA 裸露焊盘
供应商设备封装: 420-TBGA(35x35)
包装: 托盘
XRT75R12
74
REV. 1.0.4
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
2
TAOS
R/W
Transmit All OneS Pattern - Channel_n:
This READ/WRITE bit-field is used to command the Transmit Section of
Channel_n to generate and transmit an unframed, All Ones pattern via the
DS3, E3 or STS-1 line signal (to the remote terminal equipment).
Whenever the user implements this configuration setting, the Transmit Sec-
tion will ignore the data that it is accepting from the System-side equipment
and output the "All Ones" Pattern.
0 - Configures the Transmit Section to transmit the data that it accepts from
the System-side Interface.
1 - Configures the Transmit Section to generate and transmit the Unframed,
All Ones pattern.
1
TxCLKINV
R/W
Transmit Clock Invert Select - Channel_n:
This READ/WRITE bit-field is used to select the edge of the TxCLK_n input
that the Transmit Section of Channel_n will use to sample the TxPOS_n and
TxNEG_n input pins, as described below.
0 - Configures the Transmit Section (within the corresponding channel) to
sample the TxPOS_n and TxNEG_n input pins upon the falling edge of
TxCLK_n.
1 - Configures the Transmit Section (within the corresponding channel) to
sample the TxPOS_n and TxNEG_n input pins upon the rising edge of
TxCLK_n.
NOTE: This is done on a per-channel basis.
0
TxLEV
R/W
Transmit Line Build-Out Select - Channel_n:
This READ/WRITE bit-field is used to enable or disable the Transmit Line
Build-Out (e.g., pulse-shaping) circuit within the corresponding channel.
The user should set this bit-field to either "0" or to "1" based upon the follow-
ing guidelines.
0 - If the cable length between the Transmit Output (of the corresponding
Channel) and the DSX-3/STSX-1 location is 225 feet or less.
1 - If the cable length between the Transmit Output (of the corresponding
Channel) and the DSX-3/STSX-1 location is more than 225 feet .
The user must follow these guidelines in order to insure that the Transmit
Section (of Channel_n) will always generate a DS3 pulse that complies with
the Isolated Pulse Template requirements per Bellcore GR-499-CORE, or
an STS-1 pulse that complies with the Pulse Template requirements per Tel-
cordia GR-253-CORE.
NOTE: This bit-field is ignored if the channel has been configured to operate
in the E3 Mode.
TABLE 36: TRANSMIT CONTROL REGISTER - CHANNEL n ADDRESS LOCATION = 0XM4
(n = [0:11] & M= 0-5 & 8-D)
BIT NUMBER
NAME
TYPE
DESCRIPTION
相关PDF资料
PDF描述
ISL267450AIUZ-T IC INTERFACE
MS3116P16-8P CONN PLUG 8POS STRAIGHT W/PINS
IDT72V815L15PFI IC FIFO SYNC 512X18 15NS 128QFP
MS27513E8F35SD CONN RCPT 6POS BOX MNT W/SCKT
MS3101E16-12S CONN RCPT 1POS FREE HNG W/SCKT
相关代理商/技术参数
参数描述
XRT75R12IB-F 功能描述:外围驱动器与原件 - PCI 12 Channel 3.3V-5V temp -45 to 85C RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
XRT75R12IB-L 功能描述:LIN 收发器 Attenuator RoHS:否 制造商:NXP Semiconductors 工作电源电压: 电源电流: 最大工作温度: 封装 / 箱体:SO-8
XRT75VL00 制造商:EXAR 制造商全称:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75VL00_08 制造商:EXAR 制造商全称:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75VL00D 制造商:EXAR 制造商全称:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER