收藏本站
参数资料
型号： XRT94L31IB
厂商： Exar Corporation
文件页数： 112/133页
文件大小： 0K
描述： IC MAPPER DS3/E3/STS-1 504TBGA
标准包装： 24
应用： 网络切换
接口： 总线
电源电压： 3.14 V ~ 3.47 V
封装/外壳： 504-LBGA
供应商设备封装： 504-TBGA（35x35）
包装： 托盘
安装类型： 表面贴装
XRT94L31
8
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
REV. 1.0.1
U2
RXLDAT_R_P
I
LVPEC
L
Receive STS-3/STM-1 Data - Positive Polarity PECL Input - Redun-
dant Port:
This input pin, along with RXLDAT_R_N functions as the Recovered
Data Input, from the Optical Transceiver or as the Receive Data Input
from the system back-plane.
NOTE: For APS (Automatic Protection Switching) purposes, this input
pin, along with RXLDAT_R_N functions as the Redundant
Receive STS-3/STM-1 Data Input Port.
U1
RXLDAT_R_N
I
LVPEC
L
Receive STS-3/STM-1 Data - Negative Polarity PECL Input - Redun-
dant Port:
This input pin, along with RXLDAT_R_P functions as the Recovered
Data Input, from the Optical Transceiver or as the Receive Data Input
from the system back-plane.
NOTE: For APS (Automatic Protection Switching) purposes, this input
pin, along with RXLDAT_R_N functions as the Redundant
Receive STS-3/STM-1 Data Input Port.
AE27
RXCLK_19MHZ
O
CMOS
19.44MHz Recovered Output Clock:
This pin outputs a 19.44MHz clock signal that has been derived from the
incoming STS-3/STM-1 LVPECL line signal (via the Receive STS-3/
STM-1 PECL Interface block) and has been extracted out and derived
by Clock and Data Recovery PLL (within the Receive STS-3/STM-1
PECL Interface block).
To operate the STS-3/STM-1 Interface of the XRT94L31 in the loop-tim-
ing mode, route this particular output signal through a narrow-band PLL
(in order to attenuate any jitter within this signal) prior to routing it to the
REFTTL input pin.
P3
REFCLK_P
I
LVPEC
L
Transmit Reference Clock - Positive Polarity PECL Input:
This input pin, along with REFCLK_N and REFTTL can be configured to
function as the timing source for the STS-3/STM-1 Transmit Interface
Block.
If these two input pins are configured to function as the timing source, a
155.52MHz clock signal must be applied to these input pins in the form
of a PECL signal. Configure these two inputs to function as the timing
source by writing the appropriate data into the Transmit Line Interface
Control Register (Address Location = 0x0383)
NOTE: If REFTTL clock input is used, set this pin to a logic "High"
P2
REFCLK_N
I
LVPEC
L
Transmit Reference Clock - Negative Polarity PECL Input:
This input pin, along with REFCLK_P and REFTTL can be configured to
function as the timing source for the STS-3/STM-1 Transmit Interface
Block.
If these two input pins are configured to function as the timing source,
then the user must apply a 155.52MHz clock signal, in the form of a
PECL signal to these input pins. These two inputscan be configured to
function as the timing source by writing the appropriate data into the
Transmit Line Interface Control Register (Address Location = 0x0383).
NOTE: Set this pin to a logic "Low" if REFTTL clock input is used
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相关PDF资料
PDF描述
413985-1 CONN PLUG SMB RG-174 STR GOLD
VI-B4P-IW-F1 CONVERTER MOD DC/DC 13.8V 100W
413589-9 CONN PLUG BNC RG-59 CRIMP GOLD
MS27473T20B1PB CONN PLUG 79POS STRAIGHT W/PINS
1408149-3 CONN MMCX PLUG RT ANG RD-316
相关代理商/技术参数
参数描述
XRT94L31IB-F 功能描述:网络控制器与处理器 IC Demapper RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
XRT94L31IB-L 功能描述:网络控制器与处理器 IC Mapper / Demapper RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
XRT94L33 制造商:EXAR 制造商全称:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS
XRT94L33_06 制造商:EXAR 制造商全称:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
XRT94L33_07 制造商:EXAR 制造商全称:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*