- 您现在的位置：买卖IC网 > PDF目录11763 > XRT94L31IB (Exar Corporation)IC MAPPER DS3/E3/STS-1 504TBGA PDF资料下载
参数资料
| 型号： | XRT94L31IB |
| 厂商： | Exar Corporation |
| 文件页数： | 62/133页 |
| 文件大小： | 0K |
| 描述： | IC MAPPER DS3/E3/STS-1 504TBGA |
| 标准包装： | 24 |
| 应用： | 网络切换 |
| 接口： | 总线 |
| 电源电压： | 3.14 V ~ 3.47 V |
| 封装/外壳： | 504-LBGA |
| 供应商设备封装： | 504-TBGA（35x35） |
| 包装： | 托盘 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页当前第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页
XRT94L31
34
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
REV. 1.0.1
AF19
AG21
AE17
STUFFCNTL_0/
TXHDLC_CLK_0
STUFFCNTL_1/
TXHDLC_CLK_1
STUFFCNTL_2/
TXHDLC_CLK_2
I/O
TTL/
CMOS
STUFFCNTL_n/TxHDLC_CLK_n:
The function of this input pin depends upon (1) whether or not the
XRT94L31 has been configured to operate in the ATM UNI/PLCP Mode
and (2) whether a given DS3/E3 Framer block/Channel has been config-
ured to operate in the High-Speed HDLC Controller Mode, as described
below.
STUFFCNT_n:Transmit PLCP Processor block Nibble-Stuff Control
Input pin - ATM UNI Mode Only:
This pin only functions in this particular role if the XRT94L31 has been
configured to operate in the ATM UNI Mode.
TxHDLC_CLK[2:0]:Transmit HDLC Controller block Clock output
signal - High-Speed HDLC Controller Mode Only:
This output signal functions as the demand clock for the Transmit HDLC
Controller, associated with the DS3/E3 Framer blocks. Whenever the
user pulls the Snd_Msg input pin "High" then the Transmit HDLC Con-
troller block begins to sample and latch the contents of the TxHDL-
CDat[7:0] input pins upon the falling edge of this clock signal. The user
is advised to configure their terminal equipment circuitry to output (or
place) data onto the TxHDLCDat[7:0] bus upon the rising edge of this
clock signal.
Since the Transmit HDLC Controller block is sampling and latching 8-bits
of data at a given time, it may be assumed that the frequency of the
TxHDLC_CLK_n output signal is either 34.368MHz/8 or 44.736MHz/8.
In general, this presumption is true. However, because the Transmit
HDLC Controller block is also performing Zero-Stuffing of the user data
that it accepts from the Terminal Equipment, the frequency of this signal
may be slower.
NOTE: If the DS3/E3 Framer block has NOT been configured to operate
in the High-Speed HDLC Controller Mode, tie this pin to GND.
AC17
AD17
AG20
EIGHTKHZSYNC_0/
RXHDLC_CLK_0
EIGHTKHZSYNC_1/
RXHDLC_CLK_1
EIGHTKHZSYNC_2/
RXHDLC_CLK_2
I/O
TTL/
CMOS
EIGHTKHZSYNC_n/RXHDLC_CLK_n:
The function of this input pin depends upon (1) whether or not the
XRT94L31 has been configured to operate in the ATM UNI/PLCP Mode
and (2) whether a given DS3/E3 Framer Block/Channel has been config-
ured to operate in the High-Speed HDLC Controller Mode, as described
below.
EIGHTKHZSYNC_n: Transmit PLCP Processor Block 8kHz Framing
Alignment Input - ATM UNI Mode Only:
This pin only functions in this particular role if the XRT94L31 has been
configured to operate in the ATM UNI Mode.
RxHDLC_CLK_n: Receive High-Speed HDLC Controller Output
Interface block - Clock output signal - High-Speed HDLC Controller
over DS3/STS-3 Mode Only:
The Receive High-Speed HDLC Controller Output Interface block out-
puts data via the RxHDLCDat_n[7:0] output pins upon the rising edge of
this clock signal. The user is advised to configure the terminal equip-
ment to sample the contents of the RxHDLCDat_n[7:0] output pins upon
the falling edge of this clock signal.
NOTE: If the DS3/E3 Framer block has NOT been configured to operate
in the High-Speed HDLC Controller Mode, tie this pin to GND.
D27
TXPERR
I
TTL
For Mapper applications, please connect this pin to GND.
G25
TxPEOP
I
TTL
For Mapper applications, please connect this pin to GND.
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相关PDF资料 |
PDF描述 |
|---|---|
| 413985-1 | CONN PLUG SMB RG-174 STR GOLD |
| VI-B4P-IW-F1 | CONVERTER MOD DC/DC 13.8V 100W |
| 413589-9 | CONN PLUG BNC RG-59 CRIMP GOLD |
| MS27473T20B1PB | CONN PLUG 79POS STRAIGHT W/PINS |
| 1408149-3 | CONN MMCX PLUG RT ANG RD-316 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT94L31IB-F | 功能描述:网络控制器与处理器 IC Demapper RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT94L31IB-L | 功能描述:网络控制器与处理器 IC Mapper / Demapper RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT94L33 | 制造商:EXAR 制造商全称:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS |
| XRT94L33_06 | 制造商:EXAR 制造商全称:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET |
| XRT94L33_07 | 制造商:EXAR 制造商全称:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS |
发布紧急采购，3分钟左右您将得到回复。