- 您现在的位置：买卖IC网 > PDF目录33761 > 42S16400A (Integrated Silicon Solution, Inc.) 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM PDF资料下载
参数资料
| 型号： | 42S16400A |
| 厂商： | Integrated Silicon Solution, Inc. |
| 英文描述： | 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| 中文描述： | 1梅格位× 16位× 4银行（64兆位）同步动态RAM |
| 文件页数： | 5/55页 |
| 文件大小： | 472K |
| 代理商： | 42S16400A |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
IS42S16400A
ISSI
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
13
Rev.C
04/16/03
AC ELECTRICAL CHARACTERISTICS (1,2,3)
-6
-7
- 1 0
Symbol Parameter
Min.
Max.
Min.
Max.
Min.
M a x
U nits
tCK3
Clock Cycle Time
CAS Latency = 3
6
—
7
—
10
—
ns
tCK2
CAS Latency = 2
—
10
—
10
—
ns
tAC3
Access Time From CLK(4)
CAS Latency = 3
—
6
—
6
—
7
ns
tAC2
CAS Latency = 2
—
9
—
9
—
9
ns
tCHI
CLK HIGH Level Width
2
—
2.5
—
3.5
—
ns
tCL
CLK LOW Level Width
2
—
2.5
—
3.5
—
ns
tOH3
Output Data Hold Time
CAS Latency = 3
2.5
—
2.5
—
2.5
—
ns
tOH2
CAS Latency = 2
2.5
—
2.5
—
2.5
—
ns
tLZ
Output LOW Impedance Time
—
0
—
0
—
0
ns
tHZ3
Output HIGH Impedance Time(5)
CAS Latency = 3
—
6
—
6
—
7
ns
tHZ2
CAS Latency = 2
—
9
—
9
—
9
ns
tDS
Input Data Setup Time
1.5
—
1.5
—
2.0
—
ns
tDH
Input Data Hold Time
0.8
—
0.8
—
1
—
ns
tAS
Address Setup Time
1.5
—
1.5
—
2.0
—
ns
tAH
Address Hold Time
0.8
—
0.8
—
1
—
ns
tCKS
CKE Setup Time
1.5
—
1.5
—
2.0
—
ns
tCKH
CKE Hold Time
0.8
—
0.8
—
1
—
ns
tCKA
CKE to CLK Recovery Delay Time
1CLK+3
—
1CLK+3
—
1CLK+3
—ns
tCS
CommandSetupTime(
CS,RAS,CAS,WE,DQM)1.5
—
1.5
—
2.0
—
ns
tCH
CommandHoldTime(
CS,RAS,CAS,WE,DQM) 0.8
—
0.8
—
1
—
ns
tRC
Command Period (REF to REF / ACT to ACT)
60
—
63
—
70
—
ns
tRAS
Command Period (ACT to PRE)
35
50,000
37
50,000
44
50,000
ns
tRP
Command Period (PRE to ACT)
16
—
16
—
18
—
ns
tRCD
Active Command To Read / Write Command Delay Time
16
—
16
—
18
—
ns
tRRD
Command Period (ACT [0] to ACT[1])
14
—
14
—
15
—
ns
tDPL3
Input Data To Precharge
CAS Latency = 3
2CLK
—
2CLK
—
2CLK
—
ns
Command Delay time
tDPL2
CAS Latency = 2
2CLK
—
2CLK
—
2CLK
—
ns
tDAL3
Input Data To Active / Refresh
CAS Latency = 3
2CLK+tRP
—
2CLK+tRP
—
2CLK+tRP
—ns
Command Delay time (During Auto-Precharge)
tDAL2
CAS Latency = 2
2CLK+tRP
—
2CLK+tRP
—
2CLK+tRP
—ns
tT
Transition Time
1
10
1
10
1
10
ns
tREF
Refresh Cycle Time (4096)
—
64
—
64
—
64
ms
Notes:
1. When power is first applied, memory operation should be started 100 s after Vcc and VccQ reach their stipulated voltages. Also
note that the power-on sequence must be executed before starting memory operation.
2. Measured with tT = 1 ns.
3. The reference level is 1.4 V when measuring input signal timing. Rise and fall times are measured between VIH (min.) and VIL
(max.).
4. Access time is measured at 1.4V with the load shown in the figure below.
5. The time tHZ (max.) is defined as the time required for the output voltage to transition by ± 200 mV from VOH (min.) or VOL (max.)
when the output is in the high impedance state.
相关PDF资料 |
PDF描述 |
|---|---|
| 42S16800A | 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM |
| 42S32200 | 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| 4300-000 | EMI/RFI FILTER Hermetically Sealed |
| 4300-000LF | |
| 4300-001 | EMI/RFI FILTER Hermetically Sealed |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 42S16400B-6TLTR | 制造商:Integrated Silicon Solution Inc 功能描述: |
| 42S16800A | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM |
| 42S16800L | 制造商:NEC 制造商全称:NEC 功能描述:3.3 V OPERATION 16 M-BIT DYNAMIC RAM 2 M-WORD BY 8-BIT, FAST PAGE MODE |
| 42S16800L-A60 | 制造商:NEC 制造商全称:NEC 功能描述:3.3 V OPERATION 16 M-BIT DYNAMIC RAM 2 M-WORD BY 8-BIT, FAST PAGE MODE |
| 42S16800L-A70 | 制造商:NEC 制造商全称:NEC 功能描述:3.3 V OPERATION 16 M-BIT DYNAMIC RAM 2 M-WORD BY 8-BIT, FAST PAGE MODE |
发布紧急采购，3分钟左右您将得到回复。