参数资料
型号: 85C30
厂商: Advanced Micro Devices, Inc.
英文描述: Enhanced Serial Communications Controller
中文描述: 增强的串行通信控制器
文件页数: 9/68页
文件大小: 528K
代理商: 85C30
AMD
9
Am85C30
ARCHITECTURE
The ESCC internal structure includes two full-duplex
channels, two 10
×
19 bit SDLC/HDLC frame status
FIFOs, two baud rate generators, internal control and in-
terrupt logic, and a bus interface to a non-multiplexed
bus. Associated with each channel are a number of
Read and Write registers for mode control and status in-
formation, as well as logic necessary to interface with
modems or other external devices (see Logic Symbol).
The logic for both channels provides formats, synchroni-
zation, and validation for data transferred to and from
the channel interface. The modem control inputs are
monitored by the control logic under program control. All
of the modem control signals are general-purpose in na-
ture and can optionally be used for functions other than
modem control.
The register set for each channel includes ten control
(Write) registers, two SYNC character (Write) registers,
and four status (Read) registers. In addition, each baud
rate generator has two (Read/Write) registers for hold-
ing the time constant that determines the baud rate. Fi-
nally, associated with the interrupt logic is a Write
register for the interrupt vector accessible through either
channel, a Write-only Master Interrupt Control register,
and three Read registers: one containing the vector with
status information (Channel B only), one containing the
vector without status (A only), and one containing the in-
terrupt pending bits (A only).
The registers for each channel are designated as
follows:
WR0–WR15—Write Registers 0 through 15. An addi-
tional Write register, WR7 Prime (WR7
), is available for
enabling or disabling additional SDLC/HDLC enhance-
ments if bit D
0
of WR15 is set.
RR0–RR3, RR10, RR12, RR13, RR15—Read Regis-
ters 0 through 3, 10, 12, 13, and 15.
If bit D
2
of WR15 is set, then two additional Read regis-
ters, RR6 and RR7, are available. These registers are
used with the 10
×
19 bit Frame Status FIFO.
Table 1 lists the functions assigned to each Read
and Write register. The ESCC contains only one
WR2 and WR9, but they can be accessed by either
channel. All other registers are paired (one for
each channel).
Channel
B
Registers
Data
Control
CPU
Bus VO
Internal
Control
Logic
Internal Bus
Channel
A
Registers
Interrupt
Control
Logic
+5 V GND PCLK
Channel A
Channel B
Control
Logic
Transmitter
Receiver
Baud
Rate
Generator
10
×
19 Bit
Frame
Status
FIFO
Interrupt
Control
Lines
TxDA
RxDA
RTxCA
TRxCA
SYNCA
RTSA
CTSA
DCDA
RxDB
RTxCB
TRxCB
SYNCB
RTSB
CTSB
DCDB
5
10216F-5
TxDB
8
Figure 1. Block Diagram of ESCC Architecture
相关PDF资料
PDF描述
85C72 1K CMOS Serial EEPROM(1K位,5.0V CMOS串行EEPROM)
85C82 2K CMOS Serial EEPROM(2K位,5.0V CMOS串行EEPROM)
85C92 4K CMOS Serial EEPROM(4K位,5.0V CMOS串行EEPROM)
85CNQ015APBF SCHOTTKY RECTIFIER New GenIII D-61 Package
85CNQ015ASMPBF SCHOTTKY RECTIFIER New GenIII D-61 Package
相关代理商/技术参数
参数描述
85C5122DVB-RDTUM 功能描述:开发板和工具包 - 8051 RAM Indus Green RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压:
85C51SND3B1 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Single-Chip Digital Audio Decoder - Encoder with USB 2.0 Interface
85C51SND3B1N-7FTUL 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Single-Chip Digital Audio Decoder - Encoder with USB 2.0 Interface
85C51SND3B1N-RTTUL 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Single-Chip Digital Audio Decoder - Encoder with USB 2.0 Interface
85C51SND3B1N-UL 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Single-Chip Digital Audio Decoder - Encoder with USB 2.0 Interface