- 您现在的位置：买卖IC网 > Datasheet目录306 > A4935KJPTR-T (Allegro Microsystems Inc)IC MOSFET DVR AUTO 3PH 48-LQFP Datasheet资料下载
参数资料
| 型号： | A4935KJPTR-T |
| 厂商： | Allegro Microsystems Inc |
| 文件页数： | 14/25页 |
| 文件大小： | 0K |
| 描述： | IC MOSFET DVR AUTO 3PH 48-LQFP |
| 标准包装： | 1 |
| 配置： | 3 相桥 |
| 输入类型： | PWM |
| 延迟时间： | 90ns |
| 配置数： | 1 |
| 输出数： | 3 |
| 电源电压： | 5.5 V ~ 50 V |
| 工作温度： | -40°C ~ 150°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP 裸露焊盘 |
| 供应商设备封装： | 48-LQFP 裸露焊盘（7x7） |
| 包装： | 标准包装 |
| 产品目录页面： | 1141 (CN2011-ZH PDF) |
| 其它名称： | 620-1300-6 |
A4935
Fault Register
Automotive 3-Phase MOSFET Driver
then an under voltage has been detected. In either case, the
All undervoltage and short faults are recorded in a 10-bit fault
register as defined in table 3. The fault register accumulates all
detected faults until cleared by setting RESET low, by cycling the
power off and on, or by reading the contents. The contents will
also be cleared if a VDD undervoltage fault is detected. During a
VDD undervoltage fault condition, both fault flags will be high
but all the bits in the fault register will be reset.
Table 3. Fault Register Bit Definitions
Bit Position Function
AH First V DS exceeded on A phase high-side FET
BH 2 V DS exceeded on B phase high-side FET
CH 3 V DS exceeded on C phase high-side FET
sequence for reading the contents of the fault register is:
1. The external controller takes any necessary additional action to
protect the FETs.
2. The external controller pulls FF2 low.
3. The A4935 outputs on FF1 the fault register first bit, AH.
4. The external controller reads the fault bit, and then cycles FF2
high then low for the next bit, BH.
5. Steps 3 and 4 alternate until all of the 10 bits in the fault regis-
ter have been read out.
6. After the final bit, VC, is output, the external controller cycles
FF2 high then low.
AL
BL
CL
VR
VA
VB
VC
4
5
6
7
8
9
Last
V DS exceeded on A phase low-side FET
V DS exceeded on B phase low-side FET
V DS exceeded on C phase low-side FET
Undervoltage detected on VREG
Bootstrap undervoltage detected on phase A
Bootstrap undervoltage detected on phase B
Bootstrap undervoltage detected on phase C
7. The A4935 resets the fault register and pulls FF1 and FF2 low
to indicate no fault present.
8. The external controller releases FF2.
The basic sequence for the three possible states of FF1 and FF2
are shown in figure 1.
At the end of the serial transfer, on the last high-to-low transition
input to FF2, the fault register and the fault flags are reset. How-
The contents of the fault register can be read serially from the
FF1 pin by applying a clock signal to the FF2 pin during an
undervoltage or short fault state.
The fault flag pins, FF1 and FF2, are open drain outputs and pas-
sively pulled high when a fault is present. This makes it possible
to drive one or both of these fault pins from an external source
during a fault condition, when the A4935 is not pulling the pin
low. FF2 can thus be used as a clock input to shift out the fault
status register, bit-by-bit, on the other fault flag, FF1.
When FF2 is being pulled low by the A4935, either when no fault
is present or when an overtemperature fault is present, then no
serial access is possible. The fault status register can be accessed
only when FF2 goes high. This occurs when either a short or an
undervoltage fault has been detected.
Faut Register Serial Access
To access the fault register, FF1 and FF2 must be monitored by
an external controller. If FF2 goes high and FF1 remains low,
then a short has been detected. If FF1 and FF2 go high together,
ever, it is possible that one of the three unlatched fault conditions,
VREG undervoltage, VDD undervoltage, or overtemperature, is
still present. In this case the fault flags will immediately show the
fault status.
Resetting the VR Bit
At power-up, on coming out of reset, or after a VDD or VREG
undervoltage fault, it is possible that the fault flags and fault reg-
ister will have cleared but the VR bit in the fault register remains
set. This would happen if, when a power-on-reset occurred,
V REG had not yet risen beyond the undervoltage threshold level,
V REGUVon . Although VREG undervoltage fault state is not latched
and the fault flags are cleared when the fault is removed, the
VR bit in the fault register is latched and may remain set after
the power-on-reset. For this reason it is recommended, when the
serial fault register is to be used, to perform a reset by taking the
RESET pin low for less than the reset pulse time, t RES , after the
A4935 is powered-up and all fault flags are clear (FF1 and FF2
are low).
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
14
相关PDF资料 |
PDF描述 |
|---|---|
| A4940KLPTR-T | IC MOSF DVR FULL BRIDGE 24TSSOP |
| A6210GEUTR-T | IC LED DRIVER HIGH BRIGHT 16-QFN |
| A6261KLPTR-T | IC LED ARRAY DVR 400MA 16-TSSOP |
| A6262KLPTR-T | IC LED ARRAY DRIVER AUTO 16TSSOP |
| A6264KLPTR-T | IC LED DVR STOP/TAIL 16-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A4936 | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:3-Phase Brushless DC Motor Pre-Driver |
| A4936MET-T | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:3-Phase Brushless DC Motor Pre-Driver |
| A4936METTR-T | 功能描述:IC DC MOTOR PREDRIVER 3PH 32QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电机和风扇控制器，驱动器 系列:- 标准包装:1 系列:- 应用:直流电机驱动器，步进电机驱动器 评估套件:- 输出数:1 或 2 电流 - 输出:750mA 电压 - 负载:10 V ~ 40 V 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-BFSOP（0.295"，7.50mm 宽） 供应商设备封装:24-SOP 包装:Digi-Reel® 其它名称:MTS62C19A-HS105DKR |
| A4937KLPTR-A-T | 功能描述:IC MOSFET DRIVER 3PH TSSOP 制造商:allegro microsystems, llc 系列:- 包装:剪切带（CT） 零件状态:在售 驱动配置:半桥 通道类型:3 相 驱动器数:6 栅极类型:N 沟道 MOSFET 电压 - 电源:5.5 V ~ 50 V 逻辑电压?- VIL，VIH:- 电流 - 峰值输出（灌入，拉出）:- 输入类型:非反相 上升/下降时间（典型值）:- 工作温度:-40°C ~ 175°C（TJ） 安装类型:表面贴装 封装/外壳:28-SOIC（0.173"，4.40mm 宽）裸露焊盘 供应商器件封装:28-TSSOP-EP 标准包装:1 |
| A4938 | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:The A4938 is a complete 3-phase brushless DC (BLDC) motor pre-driver, supplying direct, high-current gate drive of an all N-channel power MOSFET 3-phase bridge. |
发布紧急采购，3分钟左右您将得到回复。