- 您现在的位置：买卖IC网 > PDF目录10031 > AD6654CBCZ (Analog Devices Inc)IC ADC 14BIT W/4CH RSP 256CSPBGA PDF资料下载
参数资料
| 型号： | AD6654CBCZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/88页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT W/4CH RSP 256CSPBGA |
| 标准包装： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 92.16M |
| 数据接口： | 串行，并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 2.5W |
| 电压电源： | 模拟和数字 |
| 工作温度： | -25°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-BGA，CSPBGA |
| 供应商设备封装： | 256-CSPBGA（17x17） |
| 包装： | 托盘 |
| 输入数目和类型： | 1 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
AD6654
Rev. 0 | Page 27 of 88
THEORY OF OPERATION
ADC ARCHITECTURE
The AD6654 analog-to-digital converter (ADC) front end
employs a 3-stage subrange architecture. This design approach
achieves the required accuracy and speed, while maintaining
low power consumption.
The AD6654 front end has complementary analog input pins,
AIN+ and AIN, as shown in Figure 1. Each analog input is
centered at 2.4 V and should swing ±0.55 V around this
reference (see Figure 36). Because AIN+ and AIN are 180°
out of phase, the differential full-scale analog input signal is
2.2 V p-p.
Both analog inputs are buffered prior to the first track-and-
hold, TH1. The high state of the ENCODE pulse places TH1 in
hold mode. The held value of TH1 is applied to the input of a
5-bit coarse ADC1. The digital output of ADC1 drives a 5-bit
digital-to-analog converter, DAC1. DAC1 requires 14 bits of
precision that is achieved through laser trimming.
The output of DAC1 is subtracted from the delayed analog
signal at the input of TH3 to generate a first residue signal. TH2
provides an analog pipeline delay to compensate for the digital
delay of ADC1.
The first residue signal is applied to a second conversion stage
consisting of a 5-bit ADC2, 5-bit DAC2, and pipeline TH4. The
second DAC requires 10 bits of precision, which is met by the
process with no trim. The input to TH5 is a second residue
signal generated by subtracting the quantized output of DAC2
from the first residue signal held by TH4. TH5 drives a final
6-bit ADC3.
The digital outputs from ADC1, ADC2, and ADC3 are added
together and corrected in the digital error correction logic to
generate the final output data. The latency of the ADC core is
four CLK cycles. The resulting 14-bit ADC data is internally
routed directly to the integrated DDC for processing by the
4/6 independent DDC channels.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27467T21A16PA | CONN PLUG 16POS STRAIGHT W/PINS |
| VE-21J-IU-F1 | CONVERTER MOD DC/DC 36V 200W |
| MS3100R28-21S | CONN RCPT 37POS WALL MNT W/SCKT |
| VI-26H-MX-F4 | CONVERTER MOD DC/DC 52V 75W |
| VE-21H-IU-F3 | CONVERTER MOD DC/DC 52V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6654XBCZ | 制造商:Analog Devices 功能描述:14-BIT, 92.16 MSPS, 4 & 6-CHANNEL WIDEBAND IF TO BASE BAND R - Bulk |
| AD6655 | 制造商:AD 制造商全称:Analog Devices 功能描述:IF Diversity Receiver |
| AD6655-125EBZ | 功能描述:BOARD EVAL W/AD6655 & SOFTWARE RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796 |
| AD6655-125EBZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:IF Diversity Receiver |
| AD6655-150EBZ | 功能描述:BOARD EVAL FOR 150MSPS AD6655 RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796 |
发布紧急采购，3分钟左右您将得到回复。