参数资料
型号: AD6654CBCZ
厂商: Analog Devices Inc
文件页数: 37/88页
文件大小: 0K
描述: IC ADC 14BIT W/4CH RSP 256CSPBGA
标准包装: 1
位数: 14
采样率(每秒): 92.16M
数据接口: 串行,并联
转换器数目: 1
功率耗散(最大): 2.5W
电压电源: 模拟和数字
工作温度: -25°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 256-BGA,CSPBGA
供应商设备封装: 256-CSPBGA(17x17)
包装: 托盘
输入数目和类型: 1 个差分,单极
AD6654
Rev. 0 | Page 42 of 88
MONO-RATE RAM COEFFICIENT FILTER (MRCF)
The MRCF is a programmable sum-of-products FIR filter. This
filter block comes after the first data router and before the
DRCF and CRCF programmable filters. It consists of a maxi-
mum of eight taps with 6-bit programmable coefficients. Note
that this block does not decimate and is used as a helper filter
for the DRCF and CRCF filters that follow in the signal chain.
The number of filter taps that are to be calculated is program-
mable using the 3-bit number-of-taps word in the MRCF
control register of the channel under consideration. The 3-bit
word programmed is one less than the number of filter taps.
The coefficients themselves are programmed in eight MRCF
coefficient memory registers for individual channels. The input
and output data to the block are both 20-bit.
SYMMETRY
Though the MRCF filter does not require symmetrical filters, if
the filter is symmetrical, then the symmetry bit in the MRCF
control register should be set. When this bit is set, only half of
the impulse response needs to be programmed into the MRCF
coefficient memory registers. For example, if the number of
filter taps is equal to five or six and the filter is symmetrical,
then only three coefficients need to be written into the coeffi-
cient memory. For both symmetrical and asymmetrical filters,
the number of filter taps is limited to eight.
CLOCK RATE
The MRCF filter runs on an internal high speed PLL clock. This
clock rate can be as high as 200 MHz. If the half clock rate bit in
the MRCF control register is set, then only half the PLL clock
rate is used (maximum of 100 MHz). This results in power
savings, but can only be used if certain conditions are met.
Because this filter is nondecimating, the input and output rates
are both the same and equal to one of the following:
fMRCF = fHB2,
if HB2 is not bypassed
fMRCF =
2
HB2
f
,
if HB2 is not bypassed
If fPLLCLK is the PLL clock and if
fMRCF
× NTAPS <=
2
PLLCLK
f
,
then half of the PLL clock can be used for processing (power
savings). Otherwise, the PLL clock should be used.
BYPASS
The MRCF filter can be used in normal operation or bypassed
using the MRCF bypass bit in the MRCF control register. When
the filter is bypassed, the output of the filter is the same as the
input of the filter. Bypassing the MRCF filter when not required
results in power savings.
SCALING
The output of the MRCF filter can be scaled by using the 2-bit
MRCF scaling word in the MRCF control register. Table 20
shows the valid values for the 2-bit word and their
corresponding settings.
Table 20. MRCF Scaling Factor Settings
MRCF Scale Word[1:0]
Scaling Factor
00
18.06 dB attenuation
01
12.04 dB attenuation
10
6.02 dB attenuation
11
No scaling, 0 dB
相关PDF资料
PDF描述
MS27467T21A16PA CONN PLUG 16POS STRAIGHT W/PINS
VE-21J-IU-F1 CONVERTER MOD DC/DC 36V 200W
MS3100R28-21S CONN RCPT 37POS WALL MNT W/SCKT
VI-26H-MX-F4 CONVERTER MOD DC/DC 52V 75W
VE-21H-IU-F3 CONVERTER MOD DC/DC 52V 200W
相关代理商/技术参数
参数描述
AD6654XBCZ 制造商:Analog Devices 功能描述:14-BIT, 92.16 MSPS, 4 & 6-CHANNEL WIDEBAND IF TO BASE BAND R - Bulk
AD6655 制造商:AD 制造商全称:Analog Devices 功能描述:IF Diversity Receiver
AD6655-125EBZ 功能描述:BOARD EVAL W/AD6655 & SOFTWARE RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件,板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796
AD6655-125EBZ1 制造商:AD 制造商全称:Analog Devices 功能描述:IF Diversity Receiver
AD6655-150EBZ 功能描述:BOARD EVAL FOR 150MSPS AD6655 RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件,板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796