参数资料
| 型号： | AD73322LYRZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 7/48页 |
| 文件大小： | 0K |
| 描述： | IC ANALOG FRONT END DUAL 28-SOIC |
| 标准包装： | 27 |
| 位数： | 16 |
| 通道数： | 4 |
| 功率（瓦特）： | 73mW |
| 电压 - 电源，模拟： | 2.7 V ~ 5.5 V |
| 电压 - 电源，数字： | 2.7 V ~ 5.5 V |
| 封装/外壳： | 28-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 28-SOIC W |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
AD73322L
Rev. A | Page 15 of 48
Figure 15 shows the response of the digital decimation filter
(sinc-cubed response) with nulls every multiple of DMCLK/256
corresponding to the decimation filter update rate for a 64 kHz
sampling. The nulls of the Sinc3 response correspond with
multiples of the chosen sampling frequency. The final detail in
Figure 16 shows the application of a final antialias filter in the
DSP engine. This has the advantage of being implemented
according to the user’s requirements and available MIPS. The
filtering in Figure 13 through Figure 16 is implemented in the
AD73322L.
Figure 13 to Figure 16 show ADC frequency responses.
FB = 4kHz
FSINIT = DMCLK/8
00691-013
Figure 13. Analog Antialias Filter Transfer Function
NOISE TRANSFER FUNCTION
SIGNAL TRANSFER FUNCTION
00691-014
FB = 4kHz
FSINIT = DMCLK/8
Figure 14. Analog Sigma-Delta Modulator Transfer Function
00691-015
FB = 4kHz
FSINTER = DMCLK/256
Figure 15. Digital Decimator Transfer Function
00691-016
FB = 4kHz FSRNAL = 8kHz
FSINTER = DMCLK/256
Figure 16. Final Filter (HPF) Transfer Function
DECIMATION FILTER
The digital filter used in the AD73322L carries out two
important functions. First, it removes the out-of-band
quantization noise, which is shaped by the analog modulator
and second, it decimates the high frequency bit stream to a
lower rate, 16-bit word.
The antialiasing decimation filter is a sinc-cubed digital filter
that reduces the sampling rate from DMCLK/8 to DMCLK/256,
and increases the resolution from a single bit to 15 bits or
greater (depending on chosen sampling rate). Its Z transform is
given as
[(1 ZN )/(1 Z1 )]3
where N is set by the sampling rate
(N = 32 @ 64 kHz sampling N = 256 @ 8 kHz sampling)
Thus, when the sampling rate is 64 kHz, a minimal group delay
of 25 s can be achieved.
Word growth in the decimator is determined by the sampling
rate. At 64 kHz sampling, where the oversampling ratio (OSR)
between sigma-delta modulator and decimator output equals
32, there are five bits per stage of the three-stage Sinc3 filter.
Due to symmetry within the sigma-delta modulator, the LSB
is always a zero; therefore, the 16-bit ADC output word has
2 LSBs equal to zero, one due to the sigma-delta symmetry and
the other being a padding zero to make up the 16-bit word. At
lower sampling rates, decimator word growth is greater than the
16-bit sample word, therefore truncation occurs in transferring
the decimator output as the ADC word. For example, at 8 kHz
sampling, word growth reaches 24 bits due to the OSR of 256
between the sigma-delta modulator and decimator output. This
yields 8 bits per stage of the three-stage sinc3 filter.
ADC CODING
The ADC coding scheme is in twos complement format, as
shown in Figure 17). The output words are formed by the
decimation filter, which grows the word length from the single
bit output of the sigma-delta modulator to a word length of up
to 24 bits (depending on decimation rate chosen), which is the
final output of the ADC block. In data mode this value is trun-
cated to 16 bits for output on the serial data output (SDO) pin.
VREF + (VREF × 0.32875)
VREF
VREF – (VREF × 0.32875)
10...00
00...00
01...11
ADC CODE DIFFERENTIAL
ANALOG
INPUT
ANALOG
INPUT
VINN
VINP
VREF + (VREF × 0.6575)
VREF – (VREF × 0.6575)
10...00
00...00
01...11
ADC CODE SINGLE-ENDED
VINP
VINN
00691-017
Figure 17. ADC Transfer Function
相关PDF资料 |
PDF描述 |
|---|---|
| AD73360ARZ | IC PROCESSOR FRONTEND 6CH 28SOIC |
| AD7352YRUZ-500RL7 | IC ADC DUAL 12BIT 3MSPS 16TSSOP |
| AD7356YRUZ-500RL7 | IC ADC DUAL 12BIT 5MSPS 16TSSOP |
| AD7357YRUZ | IC ADC DUAL14BIT 4.2MSPS 16TSSOP |
| AD7367BRUZ-500RL7 | IC ADC 14BIT SAR 1MSPS 24TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73322LYST | 制造商:Analog Devices 功能描述: |
| AD73322LYSTZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD73360 | 制造商:AD 制造商全称:Analog Devices 功能描述:Six-Input Channel Analog Front End |
| AD73360AR | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 5V 28-Pin SOIC W 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
| AD73360AR-REEL | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 5V 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 6ADC 16BIT 5V/5V/5V 28SOIC W - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。