- 您现在的位置：买卖IC网 > PDF目录373897 > AD73422 (Analog Devices, Inc.) Dual Low Power CMOS Analog Front End with DSP Microcomputer(带DSP微计算机的双模拟前端) PDF资料下载
参数资料
| 型号： | AD73422 |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | Dual Low Power CMOS Analog Front End with DSP Microcomputer(带DSP微计算机的双模拟前端) |
| 中文描述： | 双低功耗CMOS模拟前端（带DSP的微计算机的双模拟前端与DSP的微机） |
| 文件页数： | 20/36页 |
| 文件大小： | 396K |
| 代理商： | AD73422 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
REV. 0
AD73422
–
20
–
A description of a single device operating in mixed mode is
detailed in Appendix B, while Appendix D details the initializa-
tion and operation of a dual codec cascade operating in mixed
mode. Note that it is not essential to load the control registers in
Program Mode before setting mixed mode active. It is also
possible to initiate mixed mode by programming CRA with the
first control word and then interleaving control words with
DAC data.
Digital Loop-Back
This mode can be used for diagnostic purposes and allows the
user to feed the ADC samples from the ADC register directly to
the DAC register. This forms a loop-back of the analog input to
the analog output by reconstructing the encoded signal using
the decoder channel. The serial interface will continue to work,
which allows the user to control gain settings, etc. Only when
DLB is enabled with mixed mode operation can the user disable
the DLB, otherwise the device must be reset.
SPORT Loop-Back
This mode allows the user to verify the DSP interfacing and
connection by writing words to the SPORT of the devices and
have them returned back unchanged after a delay of 16 SCLK
cycles. The frame sync and data words that are sent to the de-
vice are returned via the output port. Again, SLB mode can only
be disabled when used in conjunction with mixed mode, other-
wise the device must be reset.
Analog Loop-Back
In Analog Loop-Back mode, the differential DAC output is
connected, via a loop-back switch, to the ADC input. This
mode allows the ADC channel to check functionality of the
DAC channel as the reconstructed output signal can be moni-
tored using the ADC as a sampler. Analog Loop-Back is en-
abled by setting the ALB bit (CRF:7)
NOTE: Analog Loop-Back can only be enabled if the Analog
Gain Tap is powered down (CRC:1 = 0).
INVERTING
OP AMPS
ANALOG
LOOP-BACK
SELECT
INVERT
CONTINUOUS
TIME
LOW-PASS
FILTER
V
REF
VFBN1
VINN1
VINP1
VFBP1
VOUTP1
VOUTN1
REFCAP
REFOUT
AD73422
AFE SECTION
V
REF
ANALOG GAIN TAP
POWERED DOWN
GAIN
1
+6/
–
15dB
PGA
REFERENCE
SINGLE-ENDED
ENABLE
0/38dB
PGA
Figure 9. Analog Loop-Back Connectivity
AFE Interfacing
The AFE section SPORT (SPORT2) can be interfaced to either
SPORT0 or SPORT1 of the DSP section. Both serial input and
output data use an accompanying frame synchronization signal
which is active high one clock cycle before the start of the 16-bit
word or during the last bit of the previous word if transmission
is continuous. The serial clock (SCLK) is an output from the
codec and is used to define the serial transfer rate to the DSP’s
Tx and Rx ports. Two primary configurations can be used: the
first is shown in Figure 10 where the DSP’s Tx data, Tx frame
sync, Rx data and Rx frame sync are connected to the codec’s
SDI, SDIFS, SDO and SDOFS respectively. This configura-
tion, referred to as indirectly coupled or nonframe sync loop-
back, has the effect of decoupling the transmission of input data
from the receipt of output data. The delay between receipt of
codec output data and transmission of input data for the codec
is determined by the DSP’s software latency. When program-
ming the DSP serial port for this configuration, it is necessary to
set the Rx FS as an input and the Tx FS as an output generated
by the DSP. This configuration is most useful when operating in
mixed mode, as the DSP has the ability to decide how many
words (either DAC or control) can be sent to the codecs. This
means that full control can be implemented over the device
configuration as well as updating the DAC in a given sample
interval. The second configuration (shown in Figure 11) has the
DSP’s Tx data and Rx data connected to the codec’s SDI and
SDO, respectively while the DSP’s Tx and Rx frame syncs are
connected to the codec’s SDIFS and SDOFS. In this configura-
tion, referred to as directly coupled or frame sync loop-back, the
frame sync signals are connected together and the input data to
the codec is forced to be synchronous with the output data from
the codec. The DSP must be programmed so that both the Tx
FS and Rx FS are inputs as the codec SDOFS will be input to
both. This configuration guarantees that input and output
events occur simultaneously and is the simplest configuration
for operation in normal Data Mode. Note that when program-
ming the DSP in this configuration it is advisable to preload the
Tx register with the first control word to be sent before the
codec is taken out of reset. This ensures that this word will be
transmitted to coincide with the first output word from the
device(s).
TFS (0/1)
DT (0/1)
SCLK (0/1)
DR (0/1)
RFS (0/1)
DSP
SECTION
AFE
SECTION
CHANNEL 1
CHANNEL 2
SDIFS
SDI
SCLK2
SDO
SDOFS
AD73422
Figure 10. Indirectly Coupled or Nonframe Sync Loop-
Back Configuration
Cascade Operation
The AD73422 has been designed to support cascading of extra
external AFEs from either SPORT0 or SPORT1. Cascaded
operation can support mixes of dual or single channel devices with
maximum number of codec units being eight (the AD73422 has
two codec units configured on the device). The SPORT2 inter-
face protocol has been designed so that device addressing is
built into the packet of information sent to the device. This
allows the cascade to be formed with no extra hardware over-
head for control signals or addressing. A cascade can be formed
in either of the two modes previously discussed.
相关PDF资料 |
PDF描述 |
|---|---|
| AD73422BB-40 | Dual Low Power CMOS Analog Front End with DSP Microcomputer |
| AD73460BB-80 | Six-Input Channel Analog Front End |
| AD73460 | Six-Input Channel Analog Front End |
| AD73460BB-40 | Six-Input Channel Analog Front End |
| AD7346B | 2 Pair/1 Pair ETSI Compatible HDSL Analog Front End |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73422BB-40 | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 119-Pin BGA 制造商:Analog Devices 功能描述:AUD CODEC 2ADC / 2DAC 16BIT 119BGA - Trays 制造商:Rochester Electronics LLC 功能描述:2CH ANALOG FRONT-END PROCESSOR +DSP I.C. - Bulk |
| AD73422BB-80 | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 119-Pin BGA 制造商:Analog Devices 功能描述:AUD CODEC 2ADC / 2DAC 16BIT 119BGA - Trays 制造商:Rochester Electronics LLC 功能描述:2CH ANALOG FRONT-END PROCESSOR +DSP I.C. - Bulk |
| AD73422BBZ-40 | 制造商:Analog Devices 功能描述:AUD CODEC 2ADC / 2DAC 16BIT 119BGA - Bulk |
| AD7342AST-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Analog Devices 功能描述: |
| AD7343AST-REEL | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。