参数资料
型号: AD7712ARZ-REEL
厂商: Analog Devices Inc
文件页数: 12/28页
文件大小: 0K
描述: IC ADC 24BIT SGNL CONDTNR 24SOIC
标准包装: 1,000
位数: 24
采样率(每秒): 1.03k
数据接口: 串行
转换器数目: 1
功率耗散(最大): 45mW
电压电源: 模拟和数字,双 ±
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 24-SOIC(0.295",7.50mm 宽)
供应商设备封装: 24-SOIC W
包装: 带卷 (TR)
输入数目和类型: 1 个单端,单极;1 个差分,单极;1 个差分,双极
REV. F
–2–
AD7712–SPECIFICATIONS
Parameter
A, S Versions
1
Unit
Conditions/Comments
STATIC PERFORMANCE
No Missing Codes
24
Bits min
Guaranteed by Design. For Filter Notches
≤ 60 Hz
22
Bits min
For Filter Notch = 100 Hz
18
Bits min
For Filter Notch = 250 Hz
15
Bits min
For Filter Notch = 500 Hz
12
Bits min
For Filter Notch = 1 kHz
Output Noise
See Tables I and II
Depends on Filter Cutoffs and Selected Gain
Integral Nonlinearity @ 25
°C
±0.0015
% FSR max
Filter Notches
≤ 60 Hz
TMIN to TMAX
±0.003
% FSR max
Typically
±0.0003%
Positive Full-Scale Error
2, 3, 4
Excluding Reference
Full-Scale Drift
5
1
V/°C typ
Excluding Reference. For Gains of 1, 2
0.3
V/°C typ
Excluding Reference. For Gains of 4, 8, 16, 32, 64, 128
Unipolar Offset Error
2, 4
Unipolar Offset Drift
5
0.5
V/°C typ
For Gains of 1, 2
0.25
V/°C typ
For Gains of 4, 8, 16, 32, 64, 128
Bipolar Zero Error
2, 4
Bipolar Zero Drift
5
0.5
V/°C typ
For Gains of 1, 2
0.25
V/°C typ
For Gains of 4, 8, 16, 32, 64, 128
Gain Drift
2
ppm/
°C typ
Bipolar Negative Full-Scale Error
2 @ 25
°C
±0.003
% FSR max
Excluding Reference
TMIN to TMAX
±0.006
% FSR max
Typically
±0.0006%
Bipolar Negative Full-Scale Drift
5
1
V/°C typ
Excluding Reference. For Gains of 1, 2
0.3
V/°C typ
Excluding Reference. For Gains of 4, 8, 16, 32, 64, 128
ANALOG INPUTS/REFERENCE INPUTS
Normal-Mode 50 Hz Rejection
6
100
dB min
For Filter Notches of 10 Hz, 25 Hz, 50 Hz,
±0.02 f
NOTCH
Normal-Mode 60 Hz Rejection
6
100
dB min
For Filter Notches of 10 Hz, 30 Hz, 60 Hz,
±0.02 fNOTCH
AIN1/REF IN
DC Input Leakage Current @ 25
°C6
10
pA max
TMIN to TMAX
1
nA max
Sampling Capacitance
6
20
pF max
Common-Mode Rejection (CMR)
100
dB min
At dc and AVDD = 5 V
90
dB min
At dc and AVDD = 10 V
Common-Mode 50 Hz Rejection
6
150
dB min
For Filter Notches of 10 Hz, 25 Hz, 50 Hz,
±0.02 fNOTCH
Common-Mode 60 Hz Rejection
6
150
dB min
For Filter Notches of 10 Hz, 30 Hz, 60 Hz,
±0.02 f
NOTCH
Common-Mode Voltage Range
7
VSS to AVDD
V min to V max
Analog Inputs
8
Input Sampling Rate, fS
See Table III
AIN1 Input Voltage Range
9
For Normal Operation. Depends on Gain Selected
0 V to VREF
10
V max
Unipolar Input Range (B/U Bit of Control Register = 1)
±V
REF
V max
Bipolar Input Range (B/U Bit of Control Register = 0)
AIN2 Input Voltage Range
9
For Normal Operation. Depends on Gain Selected
0 V to 4
VREF
10
V max
Unipolar Input Range (B/U Bit of Control Register = 1)
±4
VREF
V max
Bipolar Input Range (B/U Bit of Control Register = 0)
AIN2 DC Input Impedance
30
k
AIN2 Gain Error
11
±0.05
% typ
Additional Error Contributed by Resistor Attenuator
AIN2 Gain Drift
1
ppm/
°C typ
Additional Drift Contributed by Resistor Attenuator
AIN2 Offset Error
11
10
mV max
Additional Error Contributed by Resistor Attenuator
AIN2 Offset Drift
20
V/°C typ
Reference Inputs
REF IN(+) – REF IN(–) Voltage
12
2.5 to 5
V min to V max
For Specified Performance. Part Is Functional with
Lower VREF Voltages
Input Sampling Rate, fS
fCLK IN/256
NOTES
1Temperature range is as follows: A Version, –40
°C to +85°C; S Version –55°C to +125°C. See also Note 18.
2Applies after calibration at the temperature of interest.
3Positive full-scale error applies to both unipolar and bipolar input ranges.
4These errors will be of the order of the output noise of the part as shown in Table I after system calibration. These errors will be 20
V typical after self-calibration
or background calibration.
5Recalibration at any temperature or use of the background calibration mode will remove these drift errors.
6These numbers are guaranteed by design and/or characterization.
7This common-mode voltage range is allowed, provided that the input voltage on AIN1(+) and AIN1(–) does not exceed AV
DD + 30 mV and VSS – 30 mV.
8The AIN1 analog input presents a very high impedance dynamic load that varies with clock frequency and input sample rate. The maximum recommended
source resistance depends on the selected gain (see Tables IV and V).
9The analog input voltage range on the AIN1(+) input is given here with respect to the voltage on the AIN1(–) input. The input voltage range on the AIN2
input is with respect to AGND. The absolute voltage on the AIN1 input should not go more positive than AV DD + 30 mV or more negative than VSS – 30 mV.
10V
REF = REF IN(+) – REF IN(–).
11This error can be removed using the system calibration capabilities of the AD7712. This error is not removed by the AD7712’s self-calibration features. The offset
drift on the AIN2 input is 4 times the value given in the Static Performance section.
12The reference input voltage range may be restricted by the input voltage range requirement on the V
BIAS input.
(AVDD = +5 V
5%; DVDD = +5 V
5%; VSS = 0 V or –5 V
5%; REF IN(+) = +2.5 V;
REF IN(–) = AGND; MCLK IN = 10 MHz unless otherwise stated. All specifications TMIN to TMAX, unless otherwise noted.)
相关PDF资料
PDF描述
VE-2NN-MX-F4 CONVERTER MOD DC/DC 18.5V 75W
D38999/20WB98SA CONN RCPT 6POS WALL MNT W/SCKT
PXA911/04/P CONN PLUG 4POS W/PINS LG CABLE
VE-2NN-MX-F3 CONVERTER MOD DC/DC 18.5V 75W
VE-B30-IV-F2 CONVERTER MOD DC/DC 5V 150W
相关代理商/技术参数
参数描述
AD7712ARZ-REEL7 功能描述:IC ADC 24BIT SGNL CONDTNR 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD7712EB 制造商:AD 制造商全称:Analog Devices 功能描述:LC 2 MOS Signal Conditioning ADC(229.08 k)
AD7712SQ 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk
AD7713 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC