参数资料
型号: AD7712ARZ-REEL
厂商: Analog Devices Inc
文件页数: 2/28页
文件大小: 0K
描述: IC ADC 24BIT SGNL CONDTNR 24SOIC
标准包装: 1,000
位数: 24
采样率(每秒): 1.03k
数据接口: 串行
转换器数目: 1
功率耗散(最大): 45mW
电压电源: 模拟和数字,双 ±
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 24-SOIC(0.295",7.50mm 宽)
供应商设备封装: 24-SOIC W
包装: 带卷 (TR)
输入数目和类型: 1 个单端,单极;1 个差分,单极;1 个差分,双极
REV. F
–10–
AD7712
PGA Gain
G2
Gl
G0
Gain
00
01
(Default Condition after the Internal Power-On Reset)
00
1
2
01
0
4
01
1
8
10
0
16
10
1
32
11
0
64
11
1
128
Channel Selection
CH
Channel
0AIN1Low Level Input
(Default Condition after the Internal Power-On Reset)
1
AIN2
High Level Input
Power-Down
PD
0Normal Operation
(Default Condition after the Internal Power-On Reset)
1
Power-Down
Word Length
WL
Output Word Length
0
16-Bit
(Default Condition after Internal Power-On Reset)
1
24-Bit
Burnout Current
BO
0Off
(Default Condition after Internal Power-On Reset)
1On
Bipolar/Unipolar Selection (Both Inputs)
B/U
0
Bipolar
(Default Condition after Internal Power-On Reset)
1
Unipolar
Filter Selection (FS11–FS0)
The on-chip digital filter provides a sinc
3 (or (sinx/x)3) filter
response. The 12 bits of data programmed into these bits deter-
mine the filter cutoff frequency, the position of the first notch of
the filter, and the data rate for the part. In association with the
gain selection, it also determines the output noise (and therefore
the effective resolution) of the device.
The first notch of the filter occurs at a frequency determined by
the relationship filter first notch frequency = (fCLK IN/512)/code
where code is the decimal equivalent of the code in bits FS0 to
FS11 and is in the range 19 to 2,000. With the nominal fCLK IN of
10 MHz, this results in a first notch frequency range from 9.76 Hz
to 1.028 kHz. To ensure correct operation of the AD7712, the
value of the code loaded to these bits must be within this range.
Failure to do this will result in unspecified operation of the device.
Changing the filter notch frequency, as well as the selected gain,
impacts resolution. Tables I and II and Figure 2 show the effect
of the filter notch frequency and gain on the effective resolution
of the AD7712. The output data rate (or effective conversion
time) for the device is equal to the frequency selected for the
first notch of the filter. For example, if the first notch of the filter
is selected at 50 Hz, then a new word is available at a 50 Hz rate
or every 20 ms. If the first notch is at 1 kHz, a new word is avail-
able every 1 ms.
The settling time of the filter to a full-scale step input change is
worst case 4
1/(output data rate). This settling time is to
100% of the final value. For example, with the first filter notch
at 50 Hz, the settling time of the filter to a full-scale step input
change is 80 ms max. If the first notch is at 1 kHz, the settling
time of the filter to a full-scale input step is 4 ms max. This
settling time can be reduced to 3
l/(output data rate) by syn-
chronizing the step input change to a reset of the digital filter. In
other words, if the step input takes place with
SYNC low, the
settling time will be 3
l/(output data rate). If a change of
channels takes place, the settling time is 3
l/(output data rate)
regardless of the
SYNC input.
The –3 dB frequency is determined by the programmed first
notch frequency according to the relationship filter –3 dB
frequency = 0.262
first notch frequency.
相关PDF资料
PDF描述
VE-2NN-MX-F4 CONVERTER MOD DC/DC 18.5V 75W
D38999/20WB98SA CONN RCPT 6POS WALL MNT W/SCKT
PXA911/04/P CONN PLUG 4POS W/PINS LG CABLE
VE-2NN-MX-F3 CONVERTER MOD DC/DC 18.5V 75W
VE-B30-IV-F2 CONVERTER MOD DC/DC 5V 150W
相关代理商/技术参数
参数描述
AD7712ARZ-REEL7 功能描述:IC ADC 24BIT SGNL CONDTNR 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD7712EB 制造商:AD 制造商全称:Analog Devices 功能描述:LC 2 MOS Signal Conditioning ADC(229.08 k)
AD7712SQ 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk
AD7713 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC