参数资料
型号: AD9148BBPZRL
厂商: Analog Devices Inc
文件页数: 21/72页
文件大小: 0K
描述: IC DAC 16BIT SPI/SRL 196BGA
标准包装: 1,500
系列: TxDAC+®
设置时间: 20ns
位数: 16
数据接口: 串行,SPI?
转换器数目: 4
电压电源: 单电源
功率耗散(最大): 2.67W
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 196-LFBGA 裸露焊盘
供应商设备封装: 196-BGA
包装: 带卷 (TR)
输出数目和类型: 4 电流,单极
采样率(每秒): 1G
AD9148
Data Sheet
Rev. B | Page 28 of 72
Register Name
Addr
(Hex)
Bit
Name
Function
Default
Event Flag 0 (All bits
are high when interrupt
is active. Clear interrupt
by writing respective
bit high.)
06
7
PLL lock lost
1 = indicates that the PLL that was previously locked has
unlocked from the reference signal.
0
6
PLL lock
1 = indicates that the PLL has locked to the reference clock
input.
0
5
Sync lock lost
1 = indicates that the sync logic that was previously locked
has lost alignment.
0
4
Sync lock
1 = indicates that the sync logic achieved sync alignment. This
is indicated when no phase changes are requested for at least
a few full averaging cycles.
0
2
FIFO SPI aligned
1 = indicates that a FIFO reset originating from a serial port-
based request has successfully completed.
0
1
FIFO Warning 1
1 = indicates that the difference between the FIFO read and
write pointers is 1.
0
FIFO Warning 2
1 = indicates that the difference between the FIFO read and
write pointers is 2.
0
Event Flag 1(All bits are
high when interrupt is
active. Clear interrupt
by writing respective
bit high).
07
4
AED compare pass
1 = indicates that the SED logic detected a valid input data
pattern comparison against the preprogrammed expected
values.
0
3
AED compare fail
1 = indicates that the SED logic detected an invalid input data
pattern comparison against the preprogrammed expected
values. This automatically clears when eight valid I/Q data
pairs are received.
0
2
SED compare fail
1 = indicates that the SED logic detected an invalid input data
pattern comparison against the preprogrammed expected
values.
0
Clock Receiver Control
08
7
CLK duty
correction
Enables duty-cycle correction on CLK input.
0
6
REFCLK duty
correction
Enables duty-cycle correction on REFCLK input.
0
5
CLK cross
correction
Enables differential crossing correction on CLK input.
1
4
REFCLK cross
correction
Enables differential crossing correction on REFCLK input.
1
3:0
0111
Always set these bits to 0111
0111
PLL Control 0
0A
7
PLL enable
Enables PLL clock multiplier.
0
6
PLL manual
enable
Enables PLL band selection mode (0 = auto, and 1 = manual). 1
5:0
Manual VCO band
VCO band used in manual mode.
0
PLL Control 1
0C
7:5
PLL loop bandwidth Selects PLL loop filter bandwidth.
110
000 = narrowest bandwidth.
111 = widest bandwidth.
4:0
01001
Set these bits to 01001 for optimal PLL operation.
10001
相关PDF资料
PDF描述
AD9200ARS IC ADC CMOS 10BIT 20MSPS 28-SSOP
AD9201ARS IC ADC CMOS 10BIT DUAL 28-SSOP
AD9203ARU IC ADC 10BIT 40MSPS 3V 28-TSSOP
AD9204BCPZRL7-80 IC ADC 10BIT 80MSPS 64LFCSP
AD9211BCPZ-200 IC ADC 10-BIT 200MSPS 56-LFCSP
相关代理商/技术参数
参数描述
AD9148BPCZ 制造商:AD 制造商全称:Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter
AD9148BPCZRL 制造商:AD 制造商全称:Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter
AD9148-EBZ 功能描述:BOARD EVALUATION FOR AD9148 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:TxDAC+® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9148-M5372-EBZ 功能描述:BOARD EVAL FOR AD9149, ADL5372 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9148-M5375-EBZ 功能描述:BOARD EVAL FOR AD9149, ADL5375 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581