- 您现在的位置：买卖IC网 > PDF目录1986 > AD9258BCPZ-125 (Analog Devices Inc)IC ADC 14BIT 125MSPS DL 64LFCSP PDF资料下载
参数资料
| 型号： | AD9258BCPZ-125 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 26/44页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 125MSPS DL 64LFCSP |
| 设计资源： | High Performance, Dual Channel IF Sampling Receiver (CN0140) |
| 标准包装： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 125M |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 788mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
| 输入数目和类型： | 2 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD9258
Rev. A | Page 32 of 44
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 81, the power dissipated by the AD9258
varies with its sample rate. In CMOS output mode, the digital
power dissipation is determined primarily by the strength of the
digital drivers and the load on each output bit.
The maximum DRVDD current (IDRVDD) can be calculated as
IDRVDD = VDRVDD × CLOAD × fCLK × N
where N is the number of output bits (28 plus two DCO
outputs, in the case of the AD9258).
This maximum current occurs when every output bit switches on
every clock cycle, that is, a full-scale square wave at the Nyquist
frequency of fCLK/2. In practice, the DRVDD current is
established by the average number of output bits switching,
which is determined by the sample rate and the characteristics
of the analog input signal.
Reducing the capacitive load presented to the output drivers
reduces digital power consumption. The data in Figure 81 was
taken in LVDS output mode, using the same operating conditions
as those used for the Typical Performance Characteristics section.
1.25
1.00
0.75
0.50
0.25
0.5
0.4
0.3
0.2
0.1
0
25
50
IAVDD
IDRVDD
75
100
125
ENCODE FREQUENCY (MHz)
T
O
TA
L
P
O
W
E
R
(W
)
SU
PP
L
Y
C
U
R
E
N
T
(
A
)
08
12
4-
0
56
TOTAL POWER
Figure 81. AD9258-125 Power and Current vs. Encode Frequency (LVDS
Output Mode)
1.0
0.8
0.6
0.4
0.2
0
0.5
0.4
0.3
0.2
0.1
0
25
35
45
55
65
75
85
95
105
ENCODE FREQUENCY (MSPS)
T
O
TA
L
P
O
W
E
R
(W
)
S
UP
P
L
Y
CURR
E
NT
(
A)
08
12
4-
08
6
TOTAL POWER
IAVDD
IDRVDD
Figure 82. AD9258-105 Power and Current vs. Encode Frequency (LVDS
Output Mode)
1.0
0.8
0.6
0.4
0.2
0
0.25
0.20
0.15
0.10
0.05
0
25
35
45
55
65
75
ENCODE FREQUENCY (MSPS)
TO
T
A
L
P
O
WE
R
(W
)
S
UP
P
L
Y
CURR
E
NT
(
A)
08
12
4-
08
7
TOTAL POWER
IAVDD
IDRVDD
Figure 83. AD9258-80 Power and Current vs. Encode Frequency (LVDS
Output Mode)
By asserting PDWN (either through the SPI port or by asserting
the PDWN pin high), the AD9258 is placed in power-down
mode. In this state, the ADC typically dissipates 2.5 mW.
During power-down, the output drivers are placed in a high
impedance state. Asserting the PDWN pin low returns the
AD9258 to its normal operating mode.
Low power dissipation in power-down mode is achieved by
shutting down the reference, reference buffer, biasing networks,
and clock. Internal capacitors are discharged when entering power-
down mode and then must be recharged when returning to normal
operation.
When using the SPI port interface, the user can place the ADC
in power-down mode or standby mode. Standby mode allows
the user to keep the internal reference circuitry powered when
faster wake-up times are required.
DIGITAL OUTPUTS
The AD9258 output drivers can be configured to interface with
1.8 V CMOS logic families. The AD9258 can also be configured
for LVDS outputs (standard ANSI or reduced output swing mode),
using a DRVDD supply voltage of 1.8 V.
In CMOS output mode, the output drivers are sized to provide
sufficient output current to drive a wide variety of logic families.
However, large drive currents tend to cause current glitches on
the supplies that may affect converter performance.
Applications requiring the ADC to drive large capacitive loads
or large fanouts may require external buffers or latches.
The default output mode is CMOS, with each channel output
on separate busses as shown in Figure 2. The output can also be
configured for interleaved CMOS via the SPI port. In interleaved
CMOS mode, the data for both channels is output through the
Channel A output bits, and the Channel B output is placed into
high impedance mode. The timing diagram for interleaved CMOS
output mode is shown in Figure 3.
The output data format can be selected for either offset binary
or twos complement by setting the SCLK/DFS pin when operating
in the external pin mode (see Table 12).
相关PDF资料 |
PDF描述 |
|---|---|
| AD9259ABCPZRL7-50 | IC ADC 14BIT SRL 50MSPS 48LFCSP |
| AD9260ASZRL | IC ADC 16BIT 2.5MHZ 44MQFP |
| AD9262BCPZ-10 | IC ADC 16BIT 10MHZ 64LFCSP |
| AD9266BCPZRL7-20 | IC ADC 16BIT 20MSPS 32LFCSP |
| AD9269BCPZRL7-20 | IC ADC 16BIT 20MSPS DL 64LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9258BCPZ-1251 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258BCPZ-80 | 功能描述:模数转换器 - ADC Dual 14 bit 80 high SNR ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体: |
| AD9258BCPZ-801 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258BCPZRL7-105 | 功能描述:模数转换器 - ADC Dual 14 bit 105 highSNR ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体: |
| AD9258BCPZRL7-1051 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
发布紧急采购，3分钟左右您将得到回复。