参数资料
型号: AD9258BCPZ-125
厂商: Analog Devices Inc
文件页数: 33/44页
文件大小: 0K
描述: IC ADC 14BIT 125MSPS DL 64LFCSP
设计资源: High Performance, Dual Channel IF Sampling Receiver (CN0140)
标准包装: 1
位数: 14
采样率(每秒): 125M
数据接口: 串行
转换器数目: 2
功率耗散(最大): 788mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-VFQFN 裸露焊盘,CSP
供应商设备封装: 64-LFCSP-VQ(9x9)
包装: 托盘
输入数目和类型: 2 个差分,单极
AD9258
Rev. A | Page 39 of 44
Address
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
0x0E
BIST enable
(global)
Open
Reset BIST
sequence
Open
BIST
enable
0x04
0x0F
ADC input
(global)
Open
Common-
mode
servo
enable
0x00
0x10
Offset adjust
(local)
Offset adjust in LSBs from +127 to 128
(twos complement format)
0x00
0x14
Output mode
Drive
strength
0 = ANSI
LVDS;
1 =
reduced
swing
LVDS
(global)
Output
type
0 = CMOS
1 = LVDS
(global)
CMOS
output
Interleave
enable
(global)
Output
enable
bar
(local)
Open
(must be
written
low)
(global)
Output
invert
(local)
Output format
00 = offset binary
01 = twos complement
01 = gray code
11 = offset binary
(local)
0x00
Configures the
outputs and
the format of
the data
0x16
Clock phase
control
(global)
Invert
DCO clock
Open
Input clock divider phase adjust
000 = no delay
001 = 1 input clock cycle
010 = 2 input clock cycles
011 = 3 input clock cycles
100 = 4 input clock cycles
101 = 5 input clock cycles
110 = 6 input clock cycles
111 = 7 input clock cycles
0x00
Allows
selection of
clock delays
into the input
clock divider
0x17
DCO output
delay (global)
Open
DCO clock delay
(delay = 2500 ps × register value/31)
00000 = 0 ps
00001 = 81 ps
00010 = 161 ps
11110 = 2419 ps
11111 = 2500 ps
0x00
0x18
VREF select
(global)
Reference voltage
selection
00 = 1.25 V p-p
01 = 1.5 V p-p
10 = 1.75 V p-p
11 = 2.0 V p-p (default)
Open
0xC0
0x24
BIST signature
LSB (local)
BIST signature[7:0]
0x00
Read only
0x25
BIST signature
MSB (local)
BIST signature[15:8]
0x00
Read only
0x30
Dither enable
(local)
Open
Dither
Enable
Open
0x00
Digital Feature Control
0x100
Sync control
(global)
Open
Clock
divider
next sync
only
Clock
divider
sync
enable
Master
sync
enable
0x00
相关PDF资料
PDF描述
AD9259ABCPZRL7-50 IC ADC 14BIT SRL 50MSPS 48LFCSP
AD9260ASZRL IC ADC 16BIT 2.5MHZ 44MQFP
AD9262BCPZ-10 IC ADC 16BIT 10MHZ 64LFCSP
AD9266BCPZRL7-20 IC ADC 16BIT 20MSPS 32LFCSP
AD9269BCPZRL7-20 IC ADC 16BIT 20MSPS DL 64LFCSP
相关代理商/技术参数
参数描述
AD9258BCPZ-1251 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9258BCPZ-80 功能描述:模数转换器 - ADC Dual 14 bit 80 high SNR ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD9258BCPZ-801 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9258BCPZRL7-105 功能描述:模数转换器 - ADC Dual 14 bit 105 highSNR ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD9258BCPZRL7-1051 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)