- 您现在的位置：买卖IC网 > PDF目录1986 > AD9287BCPZRL7-100 (Analog Devices Inc)IC ADC 8BIT QUAD 100MSPS 48LFCSP PDF资料下载
参数资料
| 型号： | AD9287BCPZRL7-100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/52页 |
| 文件大小： | 0K |
| 描述： | IC ADC 8BIT QUAD 100MSPS 48LFCSP |
| 产品变化通告： | Product Discontinuation 12/Mar/2010 |
| 标准包装： | 1 |
| 位数： | 8 |
| 采样率（每秒）： | 100M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 4 |
| 功率耗散（最大）： | 562mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 标准包装 |
| 输入数目和类型： | 8 个单端，单极；4 个差分，单极 |
| 配用： | AD9287-100EBZ-ND - BOARD EVALUATION AD9287 |
| 其它名称： | AD9287BCPZRL7-100DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
Data Sheet
AD9287
Rev. E | Page 19 of 52
THEORY OF OPERATION
The AD9287 architecture consists of a pipelined ADC divided into
three sections: a 4-bit first stage followed by eight 1.5-bit stages and
a final 3-bit flash. Each stage provides sufficient overlap to correct
for flash errors in the preceding stage. The quantized outputs from
each stage are combined into a final 8-bit result in the digital
correction logic. The pipelined architecture permits the first stage
to operate with a new input sample while the remaining stages
operate with preceding samples. Sampling occurs on the rising
edge of the clock.
Each stage of the pipeline, excluding the last, consists of a low
resolution flash ADC connected to a switched-capacitor DAC
and an interstage residue amplifier (for example, a multiplying
digital-to-analog converter (MDAC)). The residue amplifier
magnifies the difference between the reconstructed DAC output
and the flash input for the next stage in the pipeline. One bit of
redundancy is used in each stage to facilitate digital correction of
flash errors. The last stage simply consists of a flash ADC.
The output staging block aligns the data, corrects errors, and
passes the data to the output buffers. The data is then serialized
and aligned to the frame and data clocks.
ANALOG INPUT CONSIDERATIONS
The analog input to the AD9287 is a differential switched-
capacitor circuit designed for processing differential input
signals. The circuit can support a wide common-mode range
while maintaining excellent performance. By using an input
common-mode voltage of midsupply, users can minimize
signal-dependent errors and achieve optimum performance.
S
H
CPAR
CSAMPLE
CPAR
VIN – x
H
S
H
VIN + x
H
05966-
006
Figure 35. Switched-Capacitor Input Circuit
The clock signal alternately switches the input circuit between
sample mode and hold mode (see Figure 35). When the input
circuit is switched to sample mode, the signal source must be
capable of charging the sample capacitors and settling within
one-half of a clock cycle. A small resistor in series with each
input can help reduce the peak transient current injected from
the output stage of the driving source. In addition, low-Q inductors
or ferrite beads can be placed on each leg of the input to reduce
high differential capacitance at the analog inputs and therefore
achieve the maximum bandwidth of the ADC. Such use of low-Q
inductors or ferrite beads is required when driving the converter
front end at high IF frequencies. Either a shunt capacitor or two
single-ended capacitors can be placed on the inputs to provide a
matching passive network. This ultimately creates a low-pass
filter at the input to limit unwanted broadband noise. See the
AN-742 Application Note, the AN-827 Application Note, and the
Analog Dialogue article “Transformer-Coupled Front-End for
Wideband A/D Converters” (Volume 39, April 2005) for more
information at www.analog.com. In general, the precise values
depend on the application.
The analog inputs of the AD9287 are not internally dc-biased.
Therefore, in ac-coupled applications, the user must provide
this bias externally. Setting the device so that VCM = AVDD/2 is
recommended for optimum performance, but the device can
function over a wider range with reasonable performance, as
shown in Figure 36 and Figure 37.
0
0.2
1.6
ANALOG INPUT COMMON-MODE VOLTAGE (V)
S
NR/
S
F
DR
(
d
B)
90
80
70
60
50
40
30
20
10
0.4
0.6
0.8
1.0
1.2
1.4
fIN = 2.4MHz
fSAMPLE = 100MSPS
SFDR (dBc)
SNR (dB)
05966-
067
Figure 36. SNR/SFDR vs. Common-Mode Voltage,
fIN = 2.4 MHz, fSAMPLE = 100 MSPS
0
0.2
1.6
ANALOG INPUT COMMON-MODE VOLTAGE (V)
S
NR/
S
F
DR
(
d
B)
90
80
70
60
50
40
30
20
10
0.4
0.6
0.8
1.0
1.2
1.4
fIN = 30MHz
fSAMPLE = 100MSPS
SFDR (dBc)
SNR (dB)
05966-
068
Figure 37. SNR/SFDR vs. Common-Mode Voltage,
fIN = 30 MHz, fSAMPLE = 100 MSPS
相关PDF资料 |
PDF描述 |
|---|---|
| AD9288BSTZ-100 | IC ADC 8BIT DUAL 100MSPS 48-LQFP |
| AD9289BBC | IC ADC 8BIT QUAD 65MSPS 64CSPBGA |
| AD9410BSVZ | IC ADC 10BIT 210MSPS 80-TQFP |
| AD9411BSVZ-170 | IC ADC 10BIT 170MSPS 100TQFP |
| AD9430BSVZ-170 | IC ADC 12BIT 170MSPS 3.3V100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9288 | 制造商:AD 制造商全称:Analog Devices 功能描述:8-Bit, 40/80/100 MSPS Dual A/D Converter |
| AD9288/PCB | 制造商:Analog Devices 功能描述:8 BIT 40/80/100 MSPS DUAL ADC EVAL BOARD - Bulk |
| AD9288BST-100 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 100Msps 8-bit Parallel 48-Pin LQFP 制造商:Analog Devices 功能描述:IC 8-BIT ADC |
| AD9288BST-100 | 制造商:Analog Devices 功能描述:A/D CONVERTER (A-D) IC |
| AD9288BST-40 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 40Msps 8-bit Parallel 48-Pin LQFP 制造商:Analog Devices 功能描述:AD CONVERTOR ((NW)) |
发布紧急采购，3分钟左右您将得到回复。