- 您现在的位置：买卖IC网 > PDF目录1986 > AD9287BCPZRL7-100 (Analog Devices Inc)IC ADC 8BIT QUAD 100MSPS 48LFCSP PDF资料下载
参数资料
| 型号： | AD9287BCPZRL7-100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 23/52页 |
| 文件大小： | 0K |
| 描述： | IC ADC 8BIT QUAD 100MSPS 48LFCSP |
| 产品变化通告： | Product Discontinuation 12/Mar/2010 |
| 标准包装： | 1 |
| 位数： | 8 |
| 采样率（每秒）： | 100M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 4 |
| 功率耗散（最大）： | 562mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 标准包装 |
| 输入数目和类型： | 8 个单端，单极；4 个差分，单极 |
| 配用： | AD9287-100EBZ-ND - BOARD EVALUATION AD9287 |
| 其它名称： | AD9287BCPZRL7-100DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
Data Sheet
AD9287
Rev. E | Page 3 of 52
REVISION HISTORY
12/11—Rev. D to Rev. E
Changes to Output Signals Section and Figure 60......................35
Change to Default Operation and Jumper Selection Settings
Section ..............................................................................................36
Changes to Figure 63 ......................................................................39
Added Endnote 2 in Ordering Guide...........................................51
4/10—Rev. C to Rev. D
Changes to Table 16 ........................................................................33
Updated Outline Dimensions........................................................51
Changes to Ordering Guide...........................................................51
1/10—Rev. B to Rev. C
Updated Outline Dimensions........................................................51
Changes to Ordering Guide...........................................................52
7/07—Rev. A to Rev. B
Changes to Figure 2 and Figure 4....................................................7
Changes to Table 17 ........................................................................48
5/07—Rev. 0 to Rev. A
Changes to Logic Output (SDIO/ODM)........................................5
Change to Pipeline Latency .............................................................6
Added Endnote 2 to Table 4.............................................................6
Changes to Figure 2 to Figure 4.......................................................7
Changes to Figure 10 ......................................................................12
Change to Figure 15 Caption.........................................................14
Changes to Figure 29 ......................................................................16
Changes to Figure 41 ......................................................................19
Changes to Clock Duty Cycle Considerations Section ..............20
Changes to Power Dissipation and Power-Down Mode Section ...21
Changes to Figure 50 to Figure 52 Captions ...............................23
Change to Table 8............................................................................23
Changes to Table 9 Endnote ..........................................................24
Changes to Digital Outputs and Timing Section........................25
Added Table 10................................................................................25
Changes to RBIAS Pin Section......................................................26
Deleted Figure 53 and Figure 54 ...................................................26
Changes to Figure 56 ......................................................................27
Changes to Hardware Interface Section.......................................28
Added Figure 57..............................................................................29
Changes to Table 15 ........................................................................29
Changes to Reading the Memory Map Table Section ................30
Changes to Output Signals Section...............................................34
Changes to Figure 60 ......................................................................34
Changes to Default Operation and
Jumper Selection Settings Section ................................................35
Changes to Alternative Analog Input Drive
Configuration Section ....................................................................36
Changes to Figure 63 ......................................................................38
Changes to Table 17 ........................................................................46
Changes to Ordering Guide...........................................................50
7/06—Revision 0: Initial Version
相关PDF资料 |
PDF描述 |
|---|---|
| AD9288BSTZ-100 | IC ADC 8BIT DUAL 100MSPS 48-LQFP |
| AD9289BBC | IC ADC 8BIT QUAD 65MSPS 64CSPBGA |
| AD9410BSVZ | IC ADC 10BIT 210MSPS 80-TQFP |
| AD9411BSVZ-170 | IC ADC 10BIT 170MSPS 100TQFP |
| AD9430BSVZ-170 | IC ADC 12BIT 170MSPS 3.3V100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9288 | 制造商:AD 制造商全称:Analog Devices 功能描述:8-Bit, 40/80/100 MSPS Dual A/D Converter |
| AD9288/PCB | 制造商:Analog Devices 功能描述:8 BIT 40/80/100 MSPS DUAL ADC EVAL BOARD - Bulk |
| AD9288BST-100 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 100Msps 8-bit Parallel 48-Pin LQFP 制造商:Analog Devices 功能描述:IC 8-BIT ADC |
| AD9288BST-100 | 制造商:Analog Devices 功能描述:A/D CONVERTER (A-D) IC |
| AD9288BST-40 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 40Msps 8-bit Parallel 48-Pin LQFP 制造商:Analog Devices 功能描述:AD CONVERTOR ((NW)) |
发布紧急采购，3分钟左右您将得到回复。