参数资料
型号: AD9287BCPZRL7-100
厂商: Analog Devices Inc
文件页数: 20/52页
文件大小: 0K
描述: IC ADC 8BIT QUAD 100MSPS 48LFCSP
产品变化通告: Product Discontinuation 12/Mar/2010
标准包装: 1
位数: 8
采样率(每秒): 100M
数据接口: 串行,SPI?
转换器数目: 4
功率耗散(最大): 562mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘,CSP
供应商设备封装: 48-LFCSP-VQ(7x7)
包装: 标准包装
输入数目和类型: 8 个单端,单极;4 个差分,单极
配用: AD9287-100EBZ-ND - BOARD EVALUATION AD9287
其它名称: AD9287BCPZRL7-100DKR
Data Sheet
AD9287
Rev. E | Page 27 of 52
SCLK/DTP Pin
The SCLK/DTP pin is for use in applications that do not require
SPI mode operation. This pin can enable a single digital test
pattern if it and the CSB pin are held high during device power-
up. When SCLK/DTP is tied to AVDD, the ADC channel
outputs shift out the following pattern: 1000 0000. The FCO
and DCO function normally while all channels shift out the
repeatable test pattern. This pattern allows the user to perform
timing alignment adjustments among the FCO, DCO, and output
data. For normal operation, this pin should be tied to AGND
through a 10 k resistor. This pin is both 1.8 V and 3.3 V
tolerant.
Table 12. Digital Test Pattern Pin Settings
Selected DTP
DTP Voltage
Resulting
D + x and D x
Resulting
FCO and DCO
Normal
Operation
10 k to AGND
Normal
operation
Normal operation
DTP
AVDD
1000 0000
Normal operation
Additional and custom test patterns can also be observed when
commanded from the SPI port. Consult the Memory Map
section for information about the options available.
CSB Pin
The CSB pin should be tied to AVDD for applications that do
not require SPI mode operation. By tying CSB high, all SCLK
and SDIO information is ignored. This pin is both 1.8 V and
3.3 V tolerant.
RBIAS Pin
To set the internal core bias current of the ADC, place a resistor
(nominally equal to 10.0 k) to ground at the RBIAS pin. The
resistor current is derived on-chip and sets the AVDD current of
the ADC to a nominal 260 mA at 100 MSPS. Therefore, it is
imperative that at least a 1% tolerance on this resistor be used to
achieve consistent performance.
Voltage Reference
A stable, accurate 0.5 V voltage reference is built into the
AD9287. This is gained up internally by a factor of 2, setting
VREF to 1.0 V, which results in a full-scale differential input span
of 2 V p-p. The VREF is set internally by default; however, the
VREF pin can be driven externally with a 1.0 V reference to
improve accuracy.
When applying the decoupling capacitors to the VREF, REFT,
and REFB pins, use ceramic low ESR capacitors. These capacitors
should be close to the ADC pins and on the same layer of the
PCB as the AD9287. The recommended capacitor values and
configurations for the AD9287 reference pin are shown in
Table 13. Reference Settings
Selected Mode
SENSE Voltage
Resulting VREF (V)
Resulting
Differential
Span (V p-p)
External
Reference
AVDD
N/A
2 × external
reference
Internal,
2 V p-p FSR
AGND to 0.2 V
1.0
2.0
相关PDF资料
PDF描述
AD9288BSTZ-100 IC ADC 8BIT DUAL 100MSPS 48-LQFP
AD9289BBC IC ADC 8BIT QUAD 65MSPS 64CSPBGA
AD9410BSVZ IC ADC 10BIT 210MSPS 80-TQFP
AD9411BSVZ-170 IC ADC 10BIT 170MSPS 100TQFP
AD9430BSVZ-170 IC ADC 12BIT 170MSPS 3.3V100TQFP
相关代理商/技术参数
参数描述
AD9288 制造商:AD 制造商全称:Analog Devices 功能描述:8-Bit, 40/80/100 MSPS Dual A/D Converter
AD9288/PCB 制造商:Analog Devices 功能描述:8 BIT 40/80/100 MSPS DUAL ADC EVAL BOARD - Bulk
AD9288BST-100 制造商:Analog Devices 功能描述:ADC Dual Pipelined 100Msps 8-bit Parallel 48-Pin LQFP 制造商:Analog Devices 功能描述:IC 8-BIT ADC
AD9288BST-100 制造商:Analog Devices 功能描述:A/D CONVERTER (A-D) IC
AD9288BST-40 制造商:Analog Devices 功能描述:ADC Dual Pipelined 40Msps 8-bit Parallel 48-Pin LQFP 制造商:Analog Devices 功能描述:AD CONVERTOR ((NW))