- 您现在的位置：买卖IC网 > PDF目录16847 > AD9516-1/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9516-1 PDF资料下载
参数资料
| 型号： | AD9516-1/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 41/80页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9516-1 |
| 产品培训模块： | Active Filter Design Tools |
| 设计资源： | AD9516 Eval Brd Schematic AD9516 Gerber Files AD9516-1 BOM |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9516-1 |
| 主要属性： | 2 输入，14 输出，2.5GHz VCO |
| 次要属性： | CMOS、LVDS、LVPECL 输出逻辑，ADIsimCLK&trade 图形用户界面 |
| 已供物品： | 板，线缆，电源 |
| 产品目录页面： | 776 (CN2011-ZH PDF) |
| 相关产品： | AD9516-1BCPZ-REEL7-ND - IC CLOCK GEN 2.5GHZ VCO 64-LFCSP AD9516-1BCPZ-ND - IC CLOCK GEN 2.5GHZ VCO 64-LFCSP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
AD9516-1
Data Sheet
Rev. C | Page 46 of 80
Calculating the Fine Delay
The following values and equations are used to calculate the
delay of the delay block.
IRAMP (A) = 200 × (Ramp Current + 1)
Number of Capacitors = Number of Bits =
0 in Ramp Capacitors + 1
Example: 101 = 1 + 1 = 2; 110 = 1 + 1 = 2; 100 = 2 + 1 = 3;
001 = 2 + 1 = 3; 111 = 0 + 1 = 1.
Delay Range (ns) = 200 × ((No. of Caps + 3)/(IRAMP)) × 1.3286
( )
(
)
6
1
10
1600
0.34
ns
4
×
+
×
+
=
RAMP
I
Caps
of
No.
I
Offset
Delay Full Scale (ns) = Delay Range + Offset
Fine Delay (ns) =
Delay Range × Delay Fraction × (1/63) + Offset
Note that only delay fraction values up to 47 decimal (101111b;
0x2F) are supported.
In no case can the fine delay exceed one-half of the output clock
period. If a delay longer than half of the clock period is attempted,
the output stops clocking.
The delay function adds some jitter that is greater than that
specified for the nondelayed output. This means that the delay
function should be used primarily for clocking digital chips,
such as FPGA, ASIC, DUC, and DDC. An output with this
delay enabled may not be suitable for clocking data converters.
The jitter is higher for long full scales because the delay block
uses a ramp and trip points to create the variable delay. A slower
ramp time produces more time jitter.
Synchronizing the Outputs—SYNC Function
The AD9516 clock outputs can be synchronized to each other.
Outputs can be individually excluded from synchronization.
Synchronization consists of setting the nonexcluded outputs to
a preset set of static conditions and, subsequently, releasing
these outputs to continue clocking at the same instant with the
preset conditions applied. This allows for the alignment of the
edges of two or more outputs or for the spacing of edges,
according to the coarse phase offset settings for two or more
outputs.
Synchronization of the outputs is executed in several ways,
as follows:
By forcing the SYNC pin low and then releasing it (manual
sync).
By setting and then resetting any one of the following three
bits: the soft sync bit (Register 0x230[0]), the soft reset bit
(Register 0x000[2] [mirrored]), and the power-down
distribution reference bit (Register 0x230[1]).
By executing synchronization of the outputs as part of the
chip power-up sequence.
By forcing the RESET pin low and then releasing it (chip
reset).
By forcing the PD pin low and then releasing it (chip power-
down).
Following completion of a VCO calibration. An internal
SYNC signal is automatically asserted at the beginning and
released upon the completion of a VCO calibration.
The most common way to execute the SYNC function is to use
the SYNC pin to do a manual synchronization of the outputs.
This requires a low-going signal on the SYNC pin, which is held
low and then released when synchronization is desired. The
timing of the SYNC operation is shown in Figure 57 (using
VCO divider) and Figure 58 (VCO divider not used). There is
an uncertainty of up to one cycle of the clock at the input to the
channel divider due to the asynchronous nature of the SYNC
signal with respect to the clock edges inside the AD9516. The
delay from the SYNC rising edge to the beginning of synchronized
output clocking is between 14 and 15 cycles of clock at the
channel divider input, plus either one cycle of the VCO divider
input (see Figure 57) or one cycle of the channel divider input
(see Figure 58), depending on whether the VCO divider is used.
Cycles are counted from the rising edge of the signal.
Another common way to execute the SYNC function is by
setting and resetting the soft sync bit at Register 0x230[0] (see
Table 53 through Table 62 for details). Both setting and
resetting of the soft sync bit require an update all registers
operation (Register 0x232[0] = 1) to take effect.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX876AESA+T | IC VREF SERIES PREC 10V 8-SOIC |
| 35PX22MEFC5X11 | CAP ALUM 22UF 35V 20% RADIAL |
| GCC07DRYS-S734 | CONN EDGECARD 14POS DIP .100 SLD |
| MAX6177BASA+ | IC VREF SERIES PREC 3.3V 8-SOIC |
| AD9516-4/PCBZ | BOARD EVAL FOR AD9516-4 1.8GHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9516-1XCPZ | 制造商:Analog Devices 功能描述:14-CHANNEL CLOCK GENERATOR WITH INTEGRATED 2.8 GHZ VCO - Bulk |
| AD9516-2 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Output Clock Generator with Integrated 2.2 GHz VCO |
| AD9516-2/PCBZ | 功能描述:BOARD EVAL FOR AD9516-2 2.2GHZ RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| AD9516-2BCPZ | 功能描述:IC CLOCK PLL/VCO 2.2GHZ 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| AD9516-2BCPZ-REEL7 | 功能描述:IC CLOCK PLL/VCO 2.2GHZ 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。