- 您现在的位置：买卖IC网 > PDF目录16854 > AD9522-0/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9522-0 CLK GEN PDF资料下载
参数资料
| 型号： | AD9522-0/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 36/84页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9522-0 CLK GEN |
| 设计资源： | AD9522 Eval Board Schematic AD9522 BOM |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9522-0 |
| 主要属性： | 12 LVDS/24 CMOS 输出，2.8 GHz VCO |
| 次要属性： | I²C & SPI 接口 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
AD9522-0
Rev. 0 | Page 41 of 84
VCO Calibration
The AD9522 on-chip VCO must be calibrated to ensure proper
operation over process and temperature. The VCO calibration
is controlled by a calibration controller running off a divided
REFIN clock. The calibration requires that the PLL be set up
properly to lock the PLL loop and that the REFIN clock be
present. The REFIN clock must come from a stable source
external to the AD9522.
VCO calibration can be performed two ways: automatically at
power-up and manually. Automatic VCO calibration occurs when
the EEPROM is set to automatically load the preprogrammed
values in the EEPROM and then automatically calibrate the
VCO. A valid reference must be provided at power-up in order
for the automatic calibration to complete. If this is not the case,
the user must calibrate the VCO manually.
During the first initialization after a power-up or a reset of the
AD9522, a manual VCO calibration sequence is initiated by
setting 0x018[0] = 1b. This can be done as part of the initial
setup before executing update registers (0x232[0] = 1b).
Subsequent to the initial setup, a VCO calibration sequence is
initiated by resetting 0x018[0] = 0b, executing an update registers
operation, setting 0x018[0] = 1b, and executing another update
registers operation. A readback bit (0x01F[6]) indicates when a
VCO calibration is finished by returning a logic true (that is, 1b).
The sequence of operations for the VCO calibration follows:
1.
Program the PLL registers to the proper values for the PLL
loop. Note that the VCO divider (0x1E0[2:0]) must not be
set to static during VCO calibration.
2.
For the initial setting of the registers after a power-up or
reset, initiate a VCO calibration by setting 0x018[0] = 1b.
Subsequently, whenever a calibration is desired, set
0x018[0] = 0b, update registers and set 0x018[0] = 1b,
update registers.
3.
A SYNC operation is initiated internally, causing the
outputs to go to a static state determined by normal SYNC
function operation.
4.
VCO is calibrated to the desired setting for the requested
VCO frequency.
5.
Internally, the SYNC signal is released, allowing outputs to
continue clocking.
6.
The PLL loop is closed.
7.
PLL locks.
A SYNC is executed during the VCO calibration; therefore,
the outputs of the AD9522 are held static during the calibration,
which prevents unwanted frequencies from being produced.
However, at the end of a VCO calibration, the outputs may
resume clocking before the PLL loop is completely settled.
The VCO calibration clock divider is set as shown in Table 52
(0x018[2:1]).
The calibration divider divides the PFD frequency (reference
frequency divided by R) down to the calibration clock. The
calibration occurs at the PFD frequency divided by the calibration
divider setting. Lower VCO calibration clock frequencies result in
longer times for a calibration to be completed.
The VCO calibration clock frequency is given by
fCAL_CLOCK = fREFIN/(R × cal_div)
where:
fREFIN is the frequency of the REFIN signal.
R is the value of the R counter.
cal_div is the division set for the VCO calibration divider
(0x018[2:1]).
The user should choose a calibration divider such that the
calibration frequency is less than 6.25 MHz. Table 30 shows the
appropriate value for the calibration divider.
Table 30. VCO Calibration Divider Values for Different
Phase Detector Frequencies
PFD Rate (MHz)
Recommended VCO Calibration Divider
<12
Any
12 to 25
4, 8, 16
25 to 50
8, 16
50 to 100
16
The VCO calibration takes 4400 calibration clock cycles. Therefore,
the VCO calibration time in PLL reference clock cycles is given by
Time to Calibrate VCO =
4400 × R × cal_div PLL Reference Clock Cycles
The AD9522 does not automatically recalibrate its VCO when
the PLL settings change. This allows for flexibility in deciding
what order to program registers and when to initiate a calibration,
instead of having it happen every time certain PLL registers
have their values change. For example, this allows for the VCO
frequency to be changed by small amounts without having an
automatic calibration occur each time; this should be done with
caution and only when the user knows that the VCO control
voltage will not exceed the nominal best performance limits. For
example, a few 100 kHz steps are fine, but a few MHz may not
be. Additionally, because the calibration procedure results in
rapid changes in the VCO frequency, the distribution section is
automatically placed in SYNC until the calibration is finished.
Therefore, this temporary loss of outputs must be expected.
Initiate a VCO calibration under the following conditions:
After changing any of the PLL R, P, B, and A divider settings
or after a change in the PLL reference clock frequency. This,
in effect, means any time a PLL register or reference clock is
changed such that a different VCO frequency results.
Whenever system calibration is desired. The VCO is designed
to operate properly over extremes of temperature even when
it is first calibrated at the opposite extreme. However, a VCO
calibration can be initiated at any time, if desired.
相关PDF资料 |
PDF描述 |
|---|---|
| EBM22DCMT-S288 | CONN EDGECARD 44POS .156 EXTEND |
| RNF-100-MINI-SPL-3/64-BK | HEATSHRINK RNF-100 3/64"X100'BLK |
| V110B36E150B3 | CONVERTER MOD DC/DC 36V 150W |
| RNF-100-MINI-SPL-1/16-BK | HEATSHRINK RNF-100 1/16"X75'BLK |
| H4PXS-2036G | DIP CABLE - HDP20S/AE20G/X |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9522-1 | 制造商:AD 制造商全称:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 2.4 GHz VCO |
| AD9522-1/PCBZ | 功能描述:BOARD EVAL FOR AD9522-1 CLK GEN RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| AD9522-1BCPZ | 功能描述:IC CLOCK GEN 2.5GHZ VCO 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| AD9522-1BCPZ-REEL7 | 功能描述:IC CLOCK GEN 2.5GHZ VCO 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| AD9522-2 | 制造商:AD 制造商全称:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO |
发布紧急采购，3分钟左右您将得到回复。