参数资料
| 型号： | AD9942BBCZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/36页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR SGNL 14B 100CSPBGA |
| 标准包装： | 2,000 |
| 类型： | CCD 信号处理器，14 位 |
| 应用： | 数码相机 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LFBGA，CSPBGA |
| 供应商设备封装： | 100-CSBGA（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD9942
Rev. A | Page 18 of 36
Table 14. CHN_A and CHN_B H1 to H4, RG, SHP, SHD Register Map
Address
Data Bit Content
Default (Hex)
Name
Description
60
[12:0]
01001
H1CONTROL
H1 signal control. Polarity [0] (0 = inversion; 1 = no inversion).
H1 positive edge location [6:1].
H1 negative edge location [12:7].
61
[12:0]
00801
RGCONTROL
RG signal control. Polarity [0] (0 = inversion; 1 = no inversion).
RG positive-edge location [6:1].
RG negative-edge location [12:7].
62
[14:0]
0
DRVCONTROL
Drive-strength control for H1X [2:0], H2X [5:3], H3X [8:6], H4X [11:9],
and RG_X [14:12].
Drive-current values: 0 = off, 1 = 4.3 mA, 2 = 8.6 mA, 3 = 12.9 mA,
4 = 17.2 mA, 5 = 21.5 mA, 6 = 25.8 mA, 7 = 30.1 mA.
63
[11:0]
00024
SAMPCONTROL
SHP/SHD sample control. SHP sampling location [5:0]. SHD sampling
location [11:6].
64
[5:0]
0
DOUTPHASE
DOUT phase control.
Table 15. CHN_A and CHN_B AFE Operation Register Detail
Address
Data Bit Content
Default (Hex)
Name
Description
00
[1:0]
0
PWRDOWN
0 = normal operation; 1 = reference standby; 2/3 = total power-down.
[2]
1
CLPENABLE
0 = disable CLPOB; 1 = enable CLPOB.
[3]
0
CLPSPEED
0 = select normal CLPOB settling; 1 = select fast CLPOB settling.
[4]
0
FASTUPDATE
0 = ignore VGA update; 1 = very fast clamping when VGA is updated.
[5]
0
PBLK_LVL
DOUT value during PBLK; 0 = blank to zero; 1 = blank to clamp level.
[7:6]
0
TEST MODE
Internal test mode. Should always be set = 3.
[8]
0
DCBYP
0 = enable dc restore circuit; 1 = bypass dc restore circuit during PBLK.
[9]
0
TESTMODE
Test operation only. Set = 0.
[11:10]
0
TESTMODE
Test operation only. Set = 0.
Table 16. CHN_A and CHN_B AFE Control Register Detail
Address
Data Bit Content
Default (Hex)
Name
Description
03
[1:0]
0
TESTMODE
Test operation only. Set = 0.
[2]
1
TESTMODE
Test operation only. Set = 0.
[3]
0
DOUTDISABLE
0 = data outputs are driven; 1 = data outputs are three-stated.
[4]
0
DOUTLATCH
0 = latch data outputs with DOUT phase; 1 = output latch transparent.
[5]
0
GRAYENCODE
0 = binary encode data outputs; 1 = gray encode data outputs.
相关PDF资料 |
PDF描述 |
|---|---|
| LFXP6E-3QN208C | IC FPGA 5.8KLUTS 208PQFP |
| LFXP6C-3Q208C | IC FPGA 5.8KLUTS 142I/O 208-PQFP |
| AD9970BCPZRL | IC PROCESSOR CCD SIGNAL 32LFCSP |
| LFEC6E-4FN256I | IC FPGA 6.1KLUTS 256FPBGA |
| LFEC6E-5FN256C | IC FPGA 6.1KLUTS 256FPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9943 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9943KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk |
| AD9943KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R |
| AD9943KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 32-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9943KCPZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
发布紧急采购，3分钟左右您将得到回复。