参数资料
| 型号： | AD9942BBCZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 25/36页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR SGNL 14B 100CSPBGA |
| 标准包装： | 2,000 |
| 类型： | CCD 信号处理器，14 位 |
| 应用： | 数码相机 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LFBGA，CSPBGA |
| 供应商设备封装： | 100-CSBGA（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD9942
Rev. A | Page 31 of 36
DRIVING THE CLI INPUT
The AD9942 CLI can be used in two configurations, depending
on the application. Figure 31 shows a typical dc-coupled input
from the master clock source. When the dc-coupled technique
is used, the master clock signal should be at standard 3 V CMOS
logic levels. As shown in Figure 32, a 1000 pF ac coupling
capacitor can be used between the clock source and the CLI input.
In this configuration, the CLI input performs a self-bias to the
proper dc voltage level of approximately 1.4 V. When the ac-
coupled technique is used, the master clock signal can be as
low as ±500 mV in amplitude.
HORIZONTAL TIMING SEQUENCE EXAMPLE
Figure 33 shows an example CCD configuration. The horizontal
register contains 28 dummy pixels, which occur on each line
clocked from the CCD. In the vertical direction, there are
10 OB lines at the front of the readout and 2 at the back of the
readout. The horizontal direction has 4 OB pixels in the front
and 48 in the back.
To configure the AD9942 horizontal signals for this CCD, three
sequences can be used. Figure 34 shows the first sequence to be
used during vertical blanking. During this time, there are no
valid OB pixels from the sensor, so the CLPOB signal is not
used. PBLK can be enabled during this time because no valid
data is available.
Figure 35 shows the recommended sequence for the vertical OB
interval. The clamp signals are used across the whole lines to
stabilize the clamp loop of the AD9942.
Figure 36 shows the recommended sequence for the effective
pixel readout. The 48 OB pixels at the end of each line are used
for the CLPOB signal.
0
524
0-
03
4
CLI_X
AD9942
ASIC
MASTER CLOCK
Figure 31. CLI Connection, DC-Coupled
0
524
0-
03
5
LPF
1nF
CLI_X
AD9942
ASIC
MASTER CLOCK
Figure 32. CLI Connection, AC-Coupled
0
524
0-
0
36
V
H
USE SEQUENCE 2
USE SEQUENCE 3
SEQUENCE 2 (OPTIONAL)
HORIZONTAL CCD REGISTER
EFFECTIVE IMAGE AREA
28 DUMMY PIXELS
48 OB PIXELS
4 OB PIXELS
10 VERTICAL OB LINES
2 VERTICAL OB LINES
Figure 33. Example CCD Configuration
相关PDF资料 |
PDF描述 |
|---|---|
| LFXP6E-3QN208C | IC FPGA 5.8KLUTS 208PQFP |
| LFXP6C-3Q208C | IC FPGA 5.8KLUTS 142I/O 208-PQFP |
| AD9970BCPZRL | IC PROCESSOR CCD SIGNAL 32LFCSP |
| LFEC6E-4FN256I | IC FPGA 6.1KLUTS 256FPBGA |
| LFEC6E-5FN256C | IC FPGA 6.1KLUTS 256FPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9943 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9943KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk |
| AD9943KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R |
| AD9943KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 32-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9943KCPZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
发布紧急采购，3分钟左右您将得到回复。