参数资料
型号: AD9942BBCZRL
厂商: Analog Devices Inc
文件页数: 8/36页
文件大小: 0K
描述: IC PROCESSOR SGNL 14B 100CSPBGA
标准包装: 2,000
类型: CCD 信号处理器,14 位
应用: 数码相机
安装类型: 表面贴装
封装/外壳: 100-LFBGA,CSPBGA
供应商设备封装: 100-CSBGA(9x9)
包装: 带卷 (TR)
AD9942
Rev. A | Page 16 of 36
COMPLETE REGISTER LISTING
In Table 8 through Table 16, note the following:
All addresses and default values are expressed in hexadecimal format.
All registers are VD_X/HD_X updated as shown in Figure 14, except for the registers indicated in Table 8, which are SL_X updated.
Each channel is programmed independently using the 5-wire serial interface. Both channels can be programmed with the same
register values by tying the SL_A and SL_B signals together and the SDATA_A and SDATA_B signals together.
Table 8. Updated Registers upon Rising Edge of SL_X
Register
Description
OPRMODE
AFE operation modes
CTLMODE
AFE control modes
SW_RESET
Software reset bit
TGCORE _RSTB
Reset bar signal for internal TG core
PREVENTUPDATE
Prevents update of registers
VDHDEDGE
VD/HD active edge
FIELDVAL
Resets internal field pulse
HBLKRETIME
Retimes the HBLK to internal clock
H1CONTROL
H1 polarity control
RGCONTROL
RG signal control polarity
DRVCONTROL
Drive-strength control
SAMPCONTROL
SHP/SHD sample control
DOUTPHASE
DOUT phase control
Table 9. CHN_A and CHN_B AFE Register Map
Address
Data Bit Content
Default (Hex)
Name
Description
00
[11:0]
4
OPRMODE
AFE operation modes (see Table 15).
01
[9:0]
0
TESTMODE
Internal test mode. Should always be set = 0.
02
[7:0]
80
CLAMP LEVEL
CLPOB level.
03
[11:0]
4
CTLMODE
AFE control modes (see Table 16).
04
[17:0]
0
TESTMODE
Test operation only. Set = 0.
05
[17:0]
0
TESTMODE
Test operation only. Set = 0.
Table 10. CHN_A and CHN_B Miscellaneous Register Map
Address
Data Bit Content
Default (Hex)
Name
Description
10
[0]
0
SW_RST
Software reset.1 = reset all registers to default, then self-clear back to 0.
11
[0]
0
OUT_CONTROL
Output control. 0 = make all dc outputs inactive.
12
[0]
0
TGCORE_RSTB
Timing core reset bar. 0 = reset TG core; 1 = resume operation.
13
[11:0]
0
UPDATE
Serial update. Sets the line (HD) within the field to update serial data.
14
[0]
0
PREVENTUPDA
TE
Prevents the update of the VD-updated registers. 1 = prevent update.
15
[0]
0
VDHDEDGE
VD/HD active edge.
0 = falling edge triggered; 1 = rising edge triggered.
16
[1:0]
0
FIELDVAL
Field value sync.
0 = next field 0; 1 = next field 1; 2/3 = next field 2.
17
[0]
0
HBLKRETIME
Retime HBLK to internal H1 clock. Preferred setting is 1. Setting to 1 adds
one cycle delay to HBLK toggle positions.
18
[1:0]
0
TEST MODE
Internal test mode. Should always be set = 0.
19
[0]
0
TEST MODE
Internal test mode. Should always be set = 0.
1A
[0]
0
TEST MODE
Internal test mode. Should always be set = 0.
E8
[2:0]
TEST MODE
Internal test mode. Should always be set = 0.
[11:3]
0
VGAGAIN
VGA gain control.
相关PDF资料
PDF描述
LFXP6E-3QN208C IC FPGA 5.8KLUTS 208PQFP
LFXP6C-3Q208C IC FPGA 5.8KLUTS 142I/O 208-PQFP
AD9970BCPZRL IC PROCESSOR CCD SIGNAL 32LFCSP
LFEC6E-4FN256I IC FPGA 6.1KLUTS 256FPBGA
LFEC6E-5FN256C IC FPGA 6.1KLUTS 256FPBGA
相关代理商/技术参数
参数描述
AD9943 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors
AD9943KCP 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk
AD9943KCPRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R
AD9943KCPZ 功能描述:IC CCD SIGNAL PROCESSOR 32-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG,串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 供应商设备封装:20-TSSOP 包装:管件
AD9943KCPZ1 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors