参数资料
| 型号： | AD9942BBCZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 21/36页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR SGNL 14B 100CSPBGA |
| 标准包装： | 2,000 |
| 类型： | CCD 信号处理器，14 位 |
| 应用： | 数码相机 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LFBGA，CSPBGA |
| 供应商设备封装： | 100-CSBGA（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD9942
Rev. A | Page 28 of 36
CHANNEL A AND CHANNEL B
VARIABLE GAIN AMPLIFIER
The VGA stage provides a gain range of 0 dB to 18 dB, pro-
grammable with 9-bit resolution through the serial digital
interface. A minimum gain of 6 dB is needed to match a 1 V
input signal with the ADC full-scale range of 2 V.
The VGA gain curve follows a linear-in-dB characteristic. The
exact VGA gain can be calculated for any gain register value by
using the equation
Gain (dB) = (0.035 × VGAGAIN Code)
where the code range is 0 to 511.
20
0
2
4
6
8
10
12
14
16
18
0
50
100
150
200
250
300
350
400
450
500
05
24
0-
0
32
GAIN CODE (Decimal)
GA
IN
(
d
B
)
Figure 29. VGA Gain Curve
CHANNEL A AND CHANNEL B ADC
The AD9942 uses a high performance ADC architecture, opti-
mized for high speed and low power. Differential nonlinearity
(DNL) performance is typically better than 0.5 LSB. The ADC
linearity and noise performance plots for the AD9942.
CHANNEL A AND CHANNEL B CLPOB
The CLPOB loop is used to remove residual offsets in the signal
chain and to track low frequency variations in the CCD black
level. During the optical black (OB), or shielded, pixel interval
on each line, the ADC output is compared with a fixed black
level reference, selected by the user in the CLAMP LEVEL
register. The value can be programmed between 0 LSB and 255
LSB in 256 steps. The resulting error signal is filtered to reduce
noise, and the correction value is applied to the ADC input
through a digital-to-analog converter. Typically, the CLPOB
loop is turned on once per horizontal line, but this loop can be
updated more slowly to suit a particular application. If external
digital clamping is used during postprocessing, the AD9942
CLPOB can be disabled using Bit D2 in the OPRMODE register.
The CLAMP LEVEL register can be used to provide program-
mable offset adjustment even when the loop is disabled.
The CLPOB pulse should be placed during the CCD’s OB pixel
region. It is recommended that the CLPOB pulse duration be at
least 20 pixels wide to minimize clamp noise. Shorter pulse widths
can be used, but clamp noise might increase and the ability to
track low frequency variations in the black level is reduced. See
Blanking section and the Applications Information section for
timing examples.
CHANNEL A AND CHANNEL B
DIGITAL DATA OUTPUTS
The AD9942 digital output data is latched using the
DOUTPHASE register value, as shown in Figure 28. (Output
data timing is shown in Figure 19 and Figure 20.) It is also possible
to leave the output latches transparent, so that the data outputs
are valid immediately from the ADC. Programming the AFE
Control Register Bit D4 to 1 sets the output latches transparent.
The data outputs can also be disabled (three-stated) by setting
the AFE Control Register Bit D3 to 1.
The data output coding is typically straight binary, but the
coding can be changed to gray coding by setting the AFE
Control Register Bit D5 to 1.
相关PDF资料 |
PDF描述 |
|---|---|
| LFXP6E-3QN208C | IC FPGA 5.8KLUTS 208PQFP |
| LFXP6C-3Q208C | IC FPGA 5.8KLUTS 142I/O 208-PQFP |
| AD9970BCPZRL | IC PROCESSOR CCD SIGNAL 32LFCSP |
| LFEC6E-4FN256I | IC FPGA 6.1KLUTS 256FPBGA |
| LFEC6E-5FN256C | IC FPGA 6.1KLUTS 256FPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9943 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9943KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk |
| AD9943KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R |
| AD9943KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 32-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9943KCPZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
发布紧急采购，3分钟左右您将得到回复。