- 您现在的位置：买卖IC网 > PDF目录11768 > AD9981KSTZ-80 (Analog Devices Inc)IC INTERFACE 10BIT ANALOG 80LQFP PDF资料下载
参数资料
| 型号： | AD9981KSTZ-80 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 43/44页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE 10BIT ANALOG 80LQFP |
| 标准包装： | 90 |
| 应用： | 视频 |
| 接口： | 模拟 |
| 电源电压： | 3.13 V ~ 3.47 V |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页
AD9981
Rev. 0 | Page 8 of 44
Table 4. Pin Function Descriptions
Pin
Description
INPUTS
RAIN0
Analog Input for the Red Channel 0.
GAIN0
Analog Input for the Green Channel 0.
BAIN0
Analog Input for the Blue Channel 0.
RAIN1
Analog Input for the Red Channel 1.
GAIN1
Analog Input for the Green Channel 1.
BAIN1
Analog Input for the Blue Channel 1.
High impedance inputs that accept the red, green, and blue channel graphics signals, respectively. The three
channels are identical and can be used for any colors, but colors are assigned for convenient reference. They
accommodate input signals ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to these pins to
support clamp operation.
HSYNC0
Horizontal Sync Input Channel 0.
HSYNC1
Horizontal Sync Input Channel 1.
These inputs receive a logic signal that establishes the horizontal timing reference and provides the frequency
reference for pixel clock generation. The logic sense of this pin can be automatically determined by the chip or
manually controlled by Serial Register 0x12, Bits [5:4] (Hsync polarity). Only the leading edge of Hsync is used by the
PLL; the trailing edge is used in clamp timing. When Hsync polarity = 0, the falling edge of Hsync is used. When Hsync
Polarity = 1, the rising edge is active. The input includes a Schmitt trigger for noise immunity.
VSYNC0
Vertical Sync Input Channel 0.
VSYNC1
Vertical Sync Input Channel 1.
These are the inputs for vertical sync and provide timing information for generation of the field (odd/even) and
internal Coast generation. The logic sense of this pin can be automatically determined by the chip or manually
controlled by Serial Register 0x14, Bits [5:4] (Vsync polarity).
SOGIN0
Sync-on-Green Input Channel 0.
SOGIN1
Sync-on-Green Input Channel 1.
These inputs are provided to assist with processing signals with embedded sync, typically on the green channel. The
pin is connected to a high speed comparator with an internally generated threshold. The threshold level can be
programmed in 8 mV steps to any voltage between 8 mV and 256 mV above the negative peak of the input signal.
The default voltage threshold is 128 mV. When connected to an ac-coupled graphics signal with embedded sync, it
produces a noninverting digital output on SOGOUT. This is usually a composite sync signal, containing both vertical
and horizontal sync information that must be separated before passing the horizontal sync signal for Hsync
processing. When not used, this input should be left unconnected. For more details on this function and how it
should be configured, refer to the Sync-on-Green section.
CLAMP
External Clamp Input (Optional).
This logic input may be used to define the time during which the input signal is clamped to ground or midscale. It
should be exercised when the reference dc level is known to be present on the analog input channels, typically
during the back porch of the graphics signal. The CLAMP pin is enabled by setting the control bit clamp function to 1,
(Register 0x18, Bit 4; default is 0). When disabled, this pin is ignored and the clamp timing is determined internally by
counting a delay and duration from the trailing edge of the Hsync input. The logic sense of this pin can be auto-
matically determined by the chip or controlled by clamp polarity Register 0x1B, Bits [7:6]. When not used, this pin may
be left unconnected (there is an internal pull-down resistor) and the clamp function programmed to 0.
EXTCLK/COAST
Coast Input to Clock Generator (Optional).
This input may be used to cause the pixel clock generator to stop synchronizing with Hsync and continue producing a
clock at its current frequency and phase. This is useful when processing signals from sources that fail to produce
Hsync pulses during the vertical interval. The Coast signal is generally not required for PC-generated signals. The logic
sense of this pin can be determined automatically or controlled by Coast polarity (Register 0x18, Bits [7:6]). When not
used and EXTCLK is not used, this pin may be grounded and Coast polarity programmed to 1. Input Coast polarity
defaults to1 at power-up. This pin is shared with the EXTCLK function, which does not affect Coast functionality. For
more details on EXTCLK, see the description in this section.
EXTCLK/COAST
External Clock.
This allows the insertion of an external clock source rather than the internally generated, PLL locked clock. EXTCLK is
enabled by programming Register 0x03, Bit 2 to 1. This pin is shared with the Coast function, which does not affect
EXTCLK functionality. For more details on Coast, see the above description in this section.
PWRDN
Power-Down Control
This pin can be used along with Register 0x1E, Bit 3 for manual power-down control. If manual power-down control is
selected (Register 0x1E, Bit 4) and this pin is not used, it is recommended to set the pin polarity (Register 0x1E, Bit 2) to
active high and hardwire this pin to ground with a 10 k resistor.
相关PDF资料 |
PDF描述 |
|---|---|
| PIC16LF1906-I/MV | MCU PIC 512B FLASH XLP 28-UQFN |
| VI-B41-IX-F1 | CONVERTER MOD DC/DC 12V 75W |
| MS27505E21B39P | CONN RCPT 39POS BOX MNT W/PINS |
| PIC16F721-I/P | MCU PIC 4K FLASH 20-DIP |
| 5227079-6 | CONN PLUG BNC RG55,223 CRIMP AU |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9981KSTZ-95 | 功能描述:IC INTERFACE 10BIT ANALOG 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9981XSTZ-110 | 制造商:Analog Devices 功能描述:HIGH PERFORMANCE 10-BIT DISPLAY INTERFACE - Bulk |
| AD9983A | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9983A/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9983A/PCBZ | 功能描述:KIT EVALUATION AD9983A RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:Advantiv® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。