参数资料
型号: AD9981KSTZ-80
厂商: Analog Devices Inc
文件页数: 9/44页
文件大小: 0K
描述: IC INTERFACE 10BIT ANALOG 80LQFP
标准包装: 90
应用: 视频
接口: 模拟
电源电压: 3.13 V ~ 3.47 V
封装/外壳: 80-LQFP
供应商设备封装: 80-LQFP(14x14)
包装: 管件
安装类型: 表面贴装
AD9981
Rev. 0 | Page 17 of 44
04739-015
SOG INPUT
SOGOUT OUTPUT
CONNECTED TO
HSYNCIN
NEGATIVE PULSE WIDTH = 40 SAMPLE CLOCKS
COMPOSITE
SYNC
AT HSYNCIN
VSYNCOUT
FROM SYNC
SEPARATOR
–300mV
700mV MAXIMUM
0mV
Figure 9. Sync Slicer and Sync Separator Output
Sync Separator
As part of sync processing, the sync separator’s task is to extract
Vsync from the composite sync signal. It works on the idea that
the Vsync signal stays active for a much longer time than the
Hsync signal. By using a digital low-pass filter and a digital
comparator, it rejects pulses with small durations (such as
Hsyncs and equalization pulses) and only passes pulses with
large durations, such as Vsync (see Figure 9).
The threshold of the digital comparator is programmable for
maximum flexibility. To program the threshold duration, write a
value (N) to Register 0x11. The resulting pulse width is N ×
200 ns. So, if N = 5 the digital comparator threshold is 1 s. Any
pulse less than 1 s is rejected, while any pulse greater than 1 s
passes through.
There are two things to keep in mind when using the sync
separator. First, the resulting clean Vsync output is delayed from
the original Vsync by a duration equal to the digital comparator
threshold (N × 200 ns). Second, there is some variability to the
200 ns multiplier value. The maximum variability over all
operating conditions is ±20% (160 ns to 240 ns). Since normal
Vsync and Hsync pulse widths differ by a factor of about 500 or
more, the 20% variability is not an issue.
Hsync Filter and Regenerator
The Hsync filter is used to eliminate any extraneous pulses from
the Hsync or SOGIN inputs, outputting a clean, low-jitter signal
that is appropriate for mode detection and clock generation.
The Hsync regenerator is used to recreate a clean, although not
low jitter, Hsync signal that can be used for mode detection and
counting Hsyncs per Vsync. The Hsync regenerator has a high
degree of tolerance to extraneous and missing pulses on the
Hsync input, but is not appropriate for use by the PLL in
creating the pixel clock due to jitter.
The Hsync regenerator runs automatically and requires no
setup to operate. The Hsync filter requires the setting up of a
filter window. The filter window sets a periodic window of time
around the regenerated Hsync leading edge where valid Hsyncs
are allowed to occur. The general idea is that extraneous pulses
on the sync input occur outside of this filter window and thus
are filtered out. In order to set the filter window timing, pro-
gram a value (x) into Register 0x23. The resulting filter window
time is ±x times 25 ns around the regenerated Hsync leading
edge. Just as for the sync separator threshold multiplier, allow a
±20% variance in the 25 ns multiplier to account for all oper-
ating conditions (20 ns to 30 ns range).
A second output from the Hsync filter is a status bit (0x25,
Bit 1) that tells whether extraneous pulses were present on the
incoming sync signal or not. Many times extraneous pulses are
included for copy protection purposes, so this status bit can be
used to detect that.
The filtered Hsync (rather than the raw Hsync/SOGIN signal)
for pixel clock generation by the PLL is controlled by
Register 0x20, Bit 2. The regenerated Hsync (rather than
the raw Hsync/ SOGIN signal) for the sync processing is
controlled by Register 0x20, Bit 1. Use of the filtered Hsync
and regenerated Hsync is recommended. See Figure 10 for an
illustration of a filtered Hsync.
相关PDF资料
PDF描述
PIC16LF1906-I/MV MCU PIC 512B FLASH XLP 28-UQFN
VI-B41-IX-F1 CONVERTER MOD DC/DC 12V 75W
MS27505E21B39P CONN RCPT 39POS BOX MNT W/PINS
PIC16F721-I/P MCU PIC 4K FLASH 20-DIP
5227079-6 CONN PLUG BNC RG55,223 CRIMP AU
相关代理商/技术参数
参数描述
AD9981KSTZ-95 功能描述:IC INTERFACE 10BIT ANALOG 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C,SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1
AD9981XSTZ-110 制造商:Analog Devices 功能描述:HIGH PERFORMANCE 10-BIT DISPLAY INTERFACE - Bulk
AD9983A 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface
AD9983A/PCB 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface
AD9983A/PCBZ 功能描述:KIT EVALUATION AD9983A RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:Advantiv® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口,收发器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板