参数资料
| 型号： | AD9995KCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/60页 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 56-LFCSP |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 30mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 56-LFCSP-VQ（8x8） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
AD9995
–20–
Generating Line Alternation for V-Sequence and HBLK
During low resolution readout, some CCDs require a different
number of vertical clocks on alternate lines.The AD9995 can
support this by using the VPATREPO and VPATREPE regis-
ters.This allows a different number of VPAT repetitions to be
programmed on odd and even lines. Note that only the number
of repeats can be different in odd and even lines, but the VPAT
group remains the same.
Additionally, the HBLK signal can also be alternated for odd
and even lines. When the HBLKALT register is set high, the
HBLK TOG1 and TOG2 positions will be used on odd lines
and the TOG3–TOG6 positions will be used on even lines.
This allows the HBLK interval to be adjusted on odd and even
lines if needed.
Figure 19 shows an example of VPAT repetition alternation and
HBLK alternation used together. It is also possible to use VPAT
and HBLK alternation separately.
Second V-Pattern Group during VSG Active Line
Most CCDs require additional vertical timing during the sensor
gate line.The AD9995 supports the option to output a second
V-pattern group for V1–V6 during the line when the sensor gates
VSG1–VSG5 are active. Figure 20 shows a typical VSG line, which
includes two separate sets of V-pattern groups for V1–V6.The
V-pattern group at the start of the VSG line is selected in the same
manner as the other regions, using the appropriate VSEQSEL
register.The second V-pattern group, unique to the VSG line, is
selected using the VPATSECOND register, located with the Field
registers.The start position of the second VPAT group uses the
VPATLEN register from the selected VPAT registers. Because
the VPATLEN register is used as the start position and not as the
VPAT length, it is not possible to program multiple repetitions
for the second VPAT group.
V1
V2
VPATREPO = 2
V6
HD
VPATREPE = 5
VPATREPO = 2
NOTES
1. THE NUMBER OF REPEATS FOR THE V-PATTERN GROUP MAY BE ALTERNATED ON ODD AND EVEN LINES.
2. THE HBLK TOGGLE POSITIONS MAY BE ALTERNATED BETWEEN ODD AND EVEN LINES IN ORDER TO GENERATE DIFFERENT HBLK PATTERNS FOR ODD/EVEN LINES.
HBLK
TOG1
TOG2
TOG3
TOG4
TOG1
TOG2
Figure 19. Odd/Even Line Alternation of VPAT Repetitions and HBLKToggle Positions
V1
V2
V6
HD
VSG
2ND VPAT GROUP
START POSITION FOR 2ND VPAT GROUP
USES VPATLEN REGISTER
Figure 20. Example of Second VPAT Group during Sensor Gate Line
REV. 0
OBSOLETE
相关PDF资料 |
PDF描述 |
|---|---|
| ADA4424-6ARUZ | IC FILTR VID6CH SD/ED/HD 38TSSOP |
| ADATE302-02BBCZ | IC DCL ATE 500MHZ DUAL 84CSPBGA |
| ADATE304BBCZ | IC DCL ATE 200MHZ DUAL 84CSPBGA |
| ADATE305BSVZ | IC DCL ATE 250MHZ DUAL 100TQFP |
| ADAU1328BSTZ | IC CODEC 24BIT 2ADC/8DAC 48LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9995KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9995KCPZRL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9996BBCZ | 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk |
| AD9996BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD-9FT4-B2 | 制造商:Pan Pacific 功能描述: |
发布紧急采购，3分钟左右您将得到回复。