参数资料
型号: AD9995KCPZ
厂商: Analog Devices Inc
文件页数: 24/60页
文件大小: 0K
描述: IC CCD SIGNAL PROCESSOR 56-LFCSP
标准包装: 1
类型: CCD 信号处理器,12 位
输入类型: 逻辑
输出类型: 逻辑
接口: 3 线串口
电流 - 电源: 30mA
安装类型: 表面贴装
封装/外壳: 56-VFQFN 裸露焊盘,CSP
供应商设备封装: 56-LFCSP-VQ(8x8)
包装: 托盘
AD9995
–30–
AD9995
–31–
DRAFT IMAGE
SERIAL
WRITES
VD
VSG
SUBCK
STROBE
MSHUT
MECHANICAL
SHUTTER
VSUB
CCD
OUT
1
9
10
8
7
6
2
tEXP
4
5
3
OPEN
CLOSED
MODE 0
MODE 1
10
OPEN
STILL IMAGE 3RD FIELD
STILL IMAGE 2ND FIELD
STILL IMAGE 1ST FIELD
DRAFT IMAGE
STILL IMAGE READOUT
Figure 32. Example of Exposure and Still Image Readout Using Shutter Signals and Mode Register
1. Write to the READOUT register (Addr. 0x61) to specify
the number of fields to further suppress SUBCK while the
CCD data is read out. In this example, READOUT = 3.
Write to the EXPOSURE register (Addr. 0x62) to specify
the number of fields to suppress SUBCK and VSG outputs
during exposure. In this example, EXPOSURE = 1.
Write to the TRIGGER register (Addr. 0x60) to enable the
STROBE, MSHUT, and VSUB signals, and to start the
exposure/readout operation.To trigger all of these events (as
in Figure 32), set the register TRIGGER = 31. Readout will
automatically occur after the exposure period is finished.
Write to the MODE register (Addr. 0x1B) to configure the
next five fields.The first two fields during exposure are the
same as the current draft mode fields, and the following
three fields are the still frame readout fields.The registers
for the Draft mode field and the three readout fields have
already been programmed.
2. VD/HD falling edge will update the serial writes from 1.
3. If VSUB mode = 0 (Addr. 0x67),VSUB output turns on at
the line specified in the VSUBON register (Addr. 0x68).
4. STROBE output turns on and off at the location specified
in the STROBEON and OFF registers (Addr. 0x6E to
Addr. 0x71).
5. MSHUT output turns off at the location specified in the
MSHUTOFF registers (Addr. 0x6B and 0x6C).
6. The next VD falling edge will automatically start the first
readout field.
7. The next VD falling edge will automatically start the second
readout field.
8. The next VD falling edge will automatically start the third
readout field.
9. Write to the MODE register to reconfigure the single Draft
mode field timing.
Write to the MSHUTON register (Addr. 0x6A) to open the
mechanical shutter.
10. VD/HD falling edge will update the serial write from 9.
VSG outputs return to Draft mode timing.
SUBCK output resumes operation.
MSHUT output returns to the on position (active or open).
VSUB output returns to the off position (inactive).
EXPOSURE AND READOUT EXAMPLE
REV. 0
OBSOLETE
相关PDF资料
PDF描述
ADA4424-6ARUZ IC FILTR VID6CH SD/ED/HD 38TSSOP
ADATE302-02BBCZ IC DCL ATE 500MHZ DUAL 84CSPBGA
ADATE304BBCZ IC DCL ATE 200MHZ DUAL 84CSPBGA
ADATE305BSVZ IC DCL ATE 250MHZ DUAL 100TQFP
ADAU1328BSTZ IC CODEC 24BIT 2ADC/8DAC 48LQFP
相关代理商/技术参数
参数描述
AD9995KCPZRL 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG,串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 供应商设备封装:20-TSSOP 包装:管件
AD9995KCPZRL7 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9996BBCZ 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk
AD9996BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD-9FT4-B2 制造商:Pan Pacific 功能描述: