参数资料
| 型号： | AD9995KCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 50/60页 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 56-LFCSP |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 30mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 56-LFCSP-VQ（8x8） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
AD9995
–54–
Table XLVI.V-Sequence 9 (VSEQ9) Register Map
Data Bit Default
Address Content Value
Register Name
Description
C8
[1:0]
0
HBLKMASK_9
Masking Polarity during HBLK. H1 [0]. H3 [1].
[2]
0
CLPOBPOL_9
CLPOBPOL
CLPOB Start Polarity
[3]
0
PBLKPOL_9
PBLKPOL
PBLK Start Polarity
[7:4]
0
VPATSEL_9
VPATSEL
Selected V-Pattern Group for V-Sequence 9
[9:8]
0
VMASK_9
VMASK
Enable Masking of V-Outputs (Specified by FREEZE/RESUME Registers)
[11:10]
0
HBLKALT_9
Enable HBLK Alternation
[23:12]
0
UNUSED
Unused
C9
[11:0]
0
VPATREPO_9
Number of Selected V-Pattern Group Repetitions for Odd Lines
[23:12]
0
VPATREPE_9
Number of Selected V-Pattern Group Repetitions for Even Lines
CA
[11:0]
0
VPATSTART_9
Start Position in the Line for the Selected V-Pattern Group
[23:12]
0
HDLEN_9
HD Line Length (Number of Pixels) for V-Sequence 9
CB
[11:0]
0
PBLKTOG1_9
PBLK Toggle Position 1 for V-Sequence 9
[23:12]
0
PBLKTOG2_9
PBLK Toggle Position 2 for V-Sequence 9
CC
[11:0]
0
HBLKTOG1_9
HBLK Toggle Position 1 for V-Sequence 9
[23:12]
0
HBLKTOG2_9
HBLK Toggle Position 2 for V-Sequence 9
CD
[11:0]
0
HBLKTOG3_9
HBLK Toggle Position 3 for V-Sequence 9
[23:12]
0
HBLKTOG4_9
HBLK Toggle Position 4 for V-Sequence 9
CE
[11:0]
0
HBLKTOG5_9
HBLK Toggle Position 5 for V-Sequence 9
[23:12]
0
HBLKTOG6_9
HBLK Toggle Position 6 for V-Sequence 9
CF
[11:0]
0
CLPOBTOG1_9
CLPOB Toggle Position 1 for V-Sequence 9
[23:12]
0
CLPOBTOG2_9
CLPOB Toggle Position 2 for V-Sequence 9
Table XLVII. Field 0 Register Map
Data Bit Default
Address Content Value
Register Name
Description
D0
[3:0]
0
VSEQSEL0_0
Selected V-Sequence for Region 0.
[4]
0
SWEEP0_0
Select Sweep Region for Region 0. 0 = No Sweep, 1= Sweep.
[5]
0
MULTI0_0
Select Multiplier Region for Region 0. 0 = No Multiplier, 1 = Multiplier.
[9:6]
0
VSEQSEL1_0
Selected V-Sequence for Region 1.
[10]
0
SWEEP1_0
Select Sweep Region for Region 1. 0 = No Sweep, 1 = Sweep.
[11]
0
MULTI1_0
Select Multiplier Region for Region 1. 0 = No Multiplier, 1 = Multiplier.
[15:12]
0
VSEQSEL2_0
Selected V-Sequence for Region 2.
[16]
0
SWEEP2_0
Select Sweep Region for Region 2. 0 = No Sweep, 1 = Sweep.
[17]
0
MULTI2_0
Select Multiplier Region for Region 2. 0 = No Multiplier, 1 = Multiplier.
[21:18]
0
VSEQSEL3_0
Selected V-Sequence for Region 3.
[22]
0
SWEEP3_0
Select Sweep Region for Region 3. 0 = No Sweep, 1 = Sweep.
[23]
0
MULTI3_0
Select Multiplier Region for Region 3. 0 = No Multiplier, 1 = Multiplier.
D1
[3:0]
0
VSEQSEL4_0
Selected V-Sequence for Region 4.
[4]
0
SWEEP4_0
Select Sweep Region for Region 4. 0 = No Sweep, 1 = Sweep.
[5]
0
MULTI4_0
Select Multiplier Region for Region 4. 0 = No Multiplier, 1 = Multiplier.
[9:6]
0
VSEQSEL5_0
Selected V-Sequence for Region 5.
[10]
0
SWEEP5_0
Select Sweep Region for Region 5. 0 = No Sweep, 1 = Sweep.
[11]
0
MULTI5_0
Select Multiplier Region for Region 5. 0 = No Multiplier, 1 = Multiplier.
[15:12]
0
VSEQSEL6_0
Selected V-Sequence for Region 6.
[16]
0
SWEEP6_0
Select Sweep Region for Region 6. 0 = No Sweep, 1 = Sweep.
[17]
0
MULTI6_0
Select Multiplier Region for Region 6. 0 = No Multiplier, 1 = Multiplier.
[23:18]
UNUSED
Unused.
D2
[11:0]
0
SCP1_0
V-Sequence Change Position #1 for Field 0.
[23:12]
0
SCP2_0
V-Sequence Change Position #2 for Field 0.
D3
[11:0]
0
SCP3_0
V-Sequence Change Position #3 for Field 0.
[23:12]
0
SCP4_0
V-Sequence Change Position #4 for Field 0.
D4
[11:0]
0
VDLEN_0
VD Field Length (Number of Lines) for Field 0.
[23:12]
0
HDLAST_0
HD Line Length (Number of Pixels) for Last Line in Field 0.
REV. 0
OBSOLETE
相关PDF资料 |
PDF描述 |
|---|---|
| ADA4424-6ARUZ | IC FILTR VID6CH SD/ED/HD 38TSSOP |
| ADATE302-02BBCZ | IC DCL ATE 500MHZ DUAL 84CSPBGA |
| ADATE304BBCZ | IC DCL ATE 200MHZ DUAL 84CSPBGA |
| ADATE305BSVZ | IC DCL ATE 250MHZ DUAL 100TQFP |
| ADAU1328BSTZ | IC CODEC 24BIT 2ADC/8DAC 48LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9995KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9995KCPZRL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9996BBCZ | 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk |
| AD9996BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD-9FT4-B2 | 制造商:Pan Pacific 功能描述: |
发布紧急采购，3分钟左右您将得到回复。