- 您现在的位置：买卖IC网 > PDF目录19395 > ADSP-21478KBCZ-3A (Analog Devices Inc)IC DSP SHARK 300MHZ 196CSPBGA PDF资料下载
参数资料
| 型号： | ADSP-21478KBCZ-3A |
| 厂商： | Analog Devices Inc |
| 文件页数： | 76/76页 |
| 文件大小： | 0K |
| 描述： | IC DSP SHARK 300MHZ 196CSPBGA |
| 标准包装： | 1 |
| 系列： | SHARC® |
| 类型： | 浮点 |
| 接口： | DAI，DPI，EBI/EMI，I²C，SPI，SPORT，UART/USART |
| 时钟速率： | 300MHz |
| 非易失内存： | ROM（4Mb） |
| 芯片上RAM： | 3Mb |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.30V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 196-LFBGA，CSPBGA |
| 供应商设备封装： | 196-CSPBGA（12x12） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页当前第76页
Rev. C
|
Page 9 of 76
|
July 2013
External Memory
The external memory interface supports access to the external
memory through core and DMA accesses. The external memory
address space is divided into four banks. Any bank can be pro-
grammed as either asynchronous or synchronous memory. The
external ports are comprised of the following modules.
An AMI which communicates with SRAM, FLASH, and
other devices that meet the standard asynchronous SRAM
access protocol. The AMI supports 6M words of external
memory in Bank 0 and 8M words of external memory in
Bank 1, Bank 2, and Bank 3.
An SDRAM controller that supports a glueless interface
with any of the standard SDRAMs. The SDC supports 62M
words of external memory in Bank 0, and 64M words of
external memory in Bank 1, Bank 2, and Bank 3.
Arbitration logic to coordinate core and DMA transfers
between internal and external memory over the
external port.
External Port
The external port provides a high performance, glueless inter-
face to a wide variety of industry-standard memory devices. The
external port, available on the 196-ball CSP_BGA, may be used
to interface to synchronous and/or asynchronous memory
devices through the use of its separate internal memory control-
lers. The first is an SDRAM controller for connection of
industry-standard synchronous DRAM devices while the sec-
ond is an asynchronous memory controller intended to
interface to a variety of memory devices. Four memory select
pins enable up to four separate devices to coexist, supporting
any desired combination of synchronous and asynchronous
device types. Non-SDRAM external memory address space is
shown in Table 6.
SIMD Access to External Memory
The SDRAM controller supports SIMD access on the 64-bit
external port data bus (EPD) which allows access to the comple-
mentary registers on the PEy unit in the normal word space
(NW). This improves performance since there is no need to
explicitly load the complementary registers (as in SISD mode).
VISA and ISA Access to External Memory
The SDRAM controller supports VISA code operation which
reduces the memory load since the VISA instructions are com-
pressed. Moreover, bus fetching is reduced because, in the best
case, one 48-bit fetch contains three valid instructions. Code
execution from the traditional ISA operation is also supported.
Note that code execution is only supported from Bank 0 regard-
less of VISA/ISA. Table 7 shows the address ranges for
instruction fetch in each mode.
SDRAM Controller
The SDRAM controller, available on the ADSP-2147x in the
196-ball CSP_BGA package, provides an interface of up to four
separate banks of industry-standard SDRAM devices or
DIMMs, at speeds up to fSDCLK. Fully compliant with the
SDRAM standard, each bank has its own memory select line
(MS0–MS3), and can be configured to contain between
4 Mbytes and 256 Mbytes of memory. SDRAM external mem-
ory address space is shown in Table 8.
A set of programmable timing parameters is available to config-
ure the SDRAM banks to support slower memory devices. The
SDRAM and the AMI interface do not support 32-bit wide
devices.
The SDRAM controller address, data, clock, and control pins
can drive loads up to distributed 30 pF. For larger memory sys-
tems, the SDRAM controller external buffer timing should be
selected and external buffering should be provided so that the
load on the SDRAM controller pins does not exceed 30 pF.
Note that the external memory bank addresses shown are for
normal-word (32-bit) accesses. If 48-bit instructions as well as
32-bit data are both placed in the same external memory bank,
care must be taken while mapping them to avoid overlap.
Asynchronous Memory Controller
The asynchronous memory controller, available on the
ADSP-2147x in the 196-ball CSP_BGA package, provides a con-
figurable interface for up to four separate banks of memory or
I/O devices. Each bank can be independently programmed with
different timing parameters, enabling connection to a wide vari-
ety of memory devices including SRAM, flash, and EPROM, as
well as I/O devices that interface with standard memory control
lines. Bank 0 occupies a 6M word window and Banks 1, 2, and 3
Table 6. External Memory for Non-SDRAM Addresses
Bank
Size in
Words
Address Range
Bank 0
6M
0x0020 0000–0x007F FFFF
Bank 1
8M
0x0400 0000–0x047F FFFF
Bank 2
8M
0x0800 0000–0x087F FFFF
Bank 3
8M
0x0C00 0000–0x0C7F FFFF
Table 7. External Bank 0 Instruction Fetch
Access Type
Size in
Words
Address Range
ISA (NW)
4M
0x0020 0000–0x005F FFFF
VISA (SW)
10M
0x0060 0000–0x00FF FFFF
Table 8. External Memory for SDRAM Addresses
Bank
Size in
Words
Address Range
Bank 0
62M
0x0020 0000–0x03FF FFFF
Bank 1
64M
0x0400 0000–0x07FF FFFF
Bank 2
64M
0x0800 0000–0x0BFF FFFF
Bank 3
64M
0x0C00 0000–0x0FFF FFFF
相关PDF资料 |
PDF描述 |
|---|---|
| VI-24W-CY-F4 | CONVERTER MOD DC/DC 5.5V 50W |
| REC3-2412DR/H1M/SMD | CONV DC/DC 3W 24VIN +/-12VOUT |
| VE-J5F-IZ | CONVERTER MOD DC/DC 72V 25W |
| VI-24V-CY-F3 | CONVERTER MOD DC/DC 5.8V 50W |
| MAX6518UKP095+T | IC TEMP SENSOR SW SOT23-5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21478KCPZ-1A | 功能描述:IC DSP SHARK 200MHZ 88LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21478KSWZ-1A | 功能描述:IC DSP SHARC 200MHZ LP 100LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21478KSWZ-2A | 功能描述:IC DSP SHARC 266MHZ LP 100LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21478KSWZ-ENG | 制造商:Analog Devices 功能描述:SHARC PROCESSOR - Trays |
| ADSP-21479 | 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor |
发布紧急采购，3分钟左右您将得到回复。