参数资料
型号: ADSP-2191MBSTZ-140
厂商: Analog Devices Inc
文件页数: 15/48页
文件大小: 0K
描述: IC DSP CONTROLLER 16BIT 144LQFP
标准包装: 1
系列: ADSP-21xx
类型: 定点
接口: 主机接口,SPI,SSP,UART
时钟速率: 140MHz
非易失内存: 外部
芯片上RAM: 160kB
电压 - 输入/输出: 3.00V,3.30V
电压 - 核心: 2.50V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 144-LQFP
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
其它名称: ADSP-2191MBSTZ140
ADSP-2191M
–22–
REV. A
External Port Write Cycle Timing
Table 12 and Figure 11 describe external port write operations.
The external port lets systems extend read/write accesses in three
ways: waitstates, ACK input, and combined waitstates and ACK.
To add waits with ACK, the DSP must see ACK low at the rising
edge of EMI clock. ACK low causes the DSP to wait, and the
DSP requires two EMI clock cycles after ACK goes high to finish
the access. For more information, see the External Port chapter
in the ADSP-219x/ADSP-2191 DSP Hardware Reference.
Table 12. External Port Write Cycle Timing
Parameter1, 2
Min
Max
Unit
Switching Characteristics
t
CSWS
Chip Select Asserted to
WR Asserted Delay
0.5t
HCLK –4
ns
t
AWS
Address Valid to
WR Setup and Delay
0.5t
HCLK –3
ns
t
WSCS
WR Deasserted to Chip Select Deasserted
0.5t
HCLK –4
ns
t
WSA
WR Deasserted to Address Invalid
0.5t
HCLK –3
ns
t
WW
WR Strobe Pulsewidth
t
HCLK –2+ W
3
ns
t
CDA
WR to Data Enable Access Delay
0ns
t
CDD
WR to Data Disable Access Delay
0.5t
HCLK – 3
0.5t
HCLK +4
ns
t
DSW
Data Valid to
WR Deasserted Setup
t
HCLK +1+W
3
t
HCLK +7+W
3
ns
t
DHW
WR Deasserted to Data Invalid Hold Time; E_WHC4
3.4
ns
t
DHW
WR Deasserted to Data Invalid Hold Time; E_WHC4
t
HCLK +3.4
ns
t
WWR
WR Deasserted to WR, RD Asserted
t
HCLK
Timing Requirements
t
AKW
ACK Strobe Pulsewidth
12.5
ns
t
DWSAK
ACK Delay from
WR Low
0
ns
1t
HCLK is the peripheral clock period.
2These are timing parameters that are based on worst-case operating conditions.
3W = (number of waitstates specified in wait register)
tHCLK.
4Write hold cycle–memory select control registers (MS
CTL).
Figure 11. External Port Write Cycle Timing
D 15–0
tAW S
tWW
tAKW
tDH W
tCD D
AC K
WR
A 21–0
M S 3–0
IO M S
BM S
tCSW S
tWS A
tWS C S
tCD A
tDW SA K
RD
tDS W
tWW R
相关PDF资料
PDF描述
TLJA686M006R0500 CAP TANT 68UF 6.3V 20% 1206
MC7808CD2T IC REG LDO 8V 1A D2PAK-3
SWS600L-3 POWER SUPPLY 3.3V 120A SGL OTPT
MC7808BT IC REG LDO 8V 1A TO220AB
TLJA476M010R0600 CAP TANT 47UF 10V 20% 1206
相关代理商/技术参数
参数描述
ADSP-2191MKCA-160 功能描述:IC DSP CONTROLLER 16BIT 144MBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:ADSP-21xx 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-2191MKCAZ-160 功能描述:IC DSP CONTROLLER 16BIT 144MBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:ADSP-21xx 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-2191MKST-160 制造商:Analog Devices 功能描述:DSP 16-Bit 160MHz 160MIPS 144-Pin LQFP 制造商:Analog Devices 功能描述:Digital Signal Processor IC Supply Volta
ADSP-2191MKSTZ-160 功能描述:IC DSP CONTROLLER 16BIT 144LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:ADSP-21xx 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-2195MBCA-140 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 140MHz 140MIPS 144-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:16-BIT,140 MIPS, 2.5V, 80KBYTES RAM - Bulk