参数资料
型号: ADSP-BF504KCPZ-3F
厂商: Analog Devices Inc
文件页数: 26/80页
文件大小: 0K
描述: IC CCD SIGNAL PROCESSOR 88LFCSP
视频文件: Blackfin? BF50x Processor Family
标准包装: 1
系列: Blackfin®
类型: 定点
接口: CAN,EBI/EMI,I²C,IrDA,PPI,SPI,SPORT,UART/USART
时钟速率: 300MHz
非易失内存: 闪存(16MB)
芯片上RAM: 68kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.31V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 88-VFQFN 裸露焊盘,CSP
供应商设备封装: 88-LFCSP(12x12)
包装: 托盘
Rev. A
|
Page 32 of 80
|
July 2011
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
PROCESSOR—TIMING SPECIFICATIONS
Specifications subject to change without notice.
Clock and Reset Timing
Table 24 and Figure 10 describe clock and reset operations. Per
the CCLK and SCLK timing specifications in Table 14 to
Table 16, combinations of CLKIN and clock multipliers must
not select core/peripheral clocks in excess of the processor’s
speed grade. Table 25 and Figure 11 describe clock out timing.
Table 24. Clock and Reset Timing
Parameter
Min
Max
Unit
Timing Requirements
fCKIN
CLKIN Frequency1, 2, 3, 4 (Commercial/Industrial Models) 12
50
MHz
CLKIN Frequency1, 2, 3, 4 (Automotive Models)
14
50
MHz
tCKINL
CLKIN Low Pulse1
10
ns
tCKINH
CLKIN High Pulse
10
ns
tWRST
RESET Asserted Pulse Width Low
5
11 × tCKIN
ns
Switching Characteristic
tBUFDLAY
CLKIN to CLKBUF6 Delay
11
ns
1 Applies to PLL bypass mode and PLL non bypass mode.
2 Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed fVCO, fCCLK, and fSCLK settings discussed in Table 14 on Page 26 through
3 The tCKIN period (see Figure 10) equals 1/fCKIN.
4 If the DF bit in the PLL_CTL register is set, the minimum f
CKIN specification is 24 MHz for commercial/industrial models and 28 MHz for automotive models.
5 Applies after power-up sequence is complete. See Table 26 and Figure 12 for power-up reset timing.
6 The ADSP-BF504/ADSP-BF504F/ADSP-BF506F processor does not have a dedicated CLKBUF pin. Rather, the EXTCLK pin may be programmed to serve as CLKBUF or
CLKOUT. This parameter applies when EXTCLK is programmed to output CLKBUF.
Figure 10. Clock and Reset Timing
CLKIN
tWRST
tCKIN
tCKINL
tCKINH
tBUFDLAY
RESET
CLKBUF
相关PDF资料
PDF描述
ADSP-BF536BBCZ3BRL IC DSP CTLR 16BIT 208BGA
ZWS240PAF36 PWR SUP 36V 241.2W 6.7A
ZWS240PAF48 PWR SUP 48V 240W 5A
MAX6501UKP125+T IC TEMP SWITCH SOT23-5
ZWQ1305223 PWRSUP QUAD 5V/+12V/-12V/3.3V
相关代理商/技术参数
参数描述
ADSP-BF504KCPZ-4 功能描述:IC CCD SIGNAL PROCESSOR 88LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-BF504KCPZ-4F 功能描述:IC CCD SIGNAL PROCESSOR 88LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-BF506BSWZ-3F 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF506BSWZ-4F 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF506BSWZ-4FX 制造商:Analog Devices 功能描述:- Trays