参数资料
型号: ADSP-TS101SAB1-000
厂商: ANALOG DEVICES INC
元件分类: 数字信号处理
英文描述: 300 MHz TigerSHARC Processor with 6 Mbit on-chip SRAM; Package: 625 ball BGA; No of Pins: 625; Temperature Range: Ind
中文描述: 64-BIT, 125 MHz, OTHER DSP, PBGA625
封装: 27 X 27 MM, PLASTIC, MS-034, BGA-625
文件页数: 16/48页
文件大小: 679K
代理商: ADSP-TS101SAB1-000
ADSP-TS101S
Rev. C
|
Page 23 of 48
|
May 2009
Table 22. Reference Clocks—System Clock (SCLK) Cycle Time
Parameter
Description
Min
Max
Unit
tSCLK
1, 2, 3, 4
System Clock Cycle Time
10
25
ns
tSCLKH
System Clock Cycle High Time
0.4 × tSCLK
0.6 × tSCLK
ns
tSCLKL
System Clock Cycle Low Time
0.4 × tSCLK
0.6 × tSCLK
ns
tSCLKJ
5, 6
System Clock Jitter Tolerance
500
ps
1 For more information, see Table 3 on Page 12.
3 LCLK_P and SCLK_P must be connected to the same source.
4 The value of (tSCLK / LCLKRAT2-0) must not violate the specification for tCCLK.
5 Actual input jitter should be combined with ac specifications for accurate timing analysis.
6 Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.
Figure 11. Reference Clocks—System Clock (SCLK) Cycle Time
Table 23. Reference Clocks—Test Clock (TCK) Cycle Time
Parameter
Description
Min
Max
Unit
tTCK
Test Clock (JTAG) Cycle Time
Greater of 30 or tCCLK × 4
ns
tTCKH
Test Clock (JTAG) Cycle High Time
12.5
ns
tTCKL
Test Clock (JTAG) Cycle Low Time
12.5
ns
Figure 12. Reference Clocks—Test Clock (TCK) Cycle Time
Table 24. Power-Up Timing1
Parameter
Min
Max
Unit
Timing Requirement
tVDD_IO
VDD_IO Stable and Within Specification After VDD and VDD_A
Are Stable and Within Specification
>0
ms
1 For information about power supply sequencing and monitoring solutions, please visit http://www.analog.com/sequencing.
Figure 13. Power-Up Sequencing Timing
SCLK_P
tSCLK
tSCLKH
tSCLKL
tSCLKJ
SCLK_P
tSCLK
tSCLKH
tSCLKL
tSCLKJ
TCK
tTCK
tTCKH
tTCKL
VDD
VDD_A
VDD_IO
tVDD_IO
相关PDF资料
PDF描述
ADSP-TS101SAB2-000 300 MHz TigerSHARC Processor with 6 Mbit on-chip SRAM; Package: 484 ball BGA; No of Pins: 484; Temperature Range: Ind
ADSP-TS203SABP-050 500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM; Package: 576 ball SBGA; No of Pins: 576; Temperature Range: Ind
ADSP-TS203SABPZ050 500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM; Package: 576 ball SBGA; No of Pins: 576; Temperature Range: Ind
ADSQ-1410-EX-C 4-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, DMA66
ADT-2734-MM-35M-02 MALE-MALE, RF STRAIGHT ADAPTER, PLUG
相关代理商/技术参数
参数描述
ADSP-TS101SAB1-100 功能描述:IC DSP CTRLR 128BIT BUS 625BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-TS101SAB1Z000 功能描述:IC DSP CONTROLLER 6MBIT 625-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-TS101SAB1Z100 功能描述:IC DSP CTRLR 128BIT BUS 625-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:TigerSHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-TS101SAB2-000 功能描述:IC DSP CONTROLLER 6MBIT 484 BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-TS101SAB2-050 制造商:Analog Devices 功能描述:TIGERSHARC - Trays