- 您现在的位置：买卖IC网 > PDF目录223311 > ADSP-TS101SAB1-000 (ANALOG DEVICES INC) 300 MHz TigerSHARC Processor with 6 Mbit on-chip SRAM; Package: 625 ball BGA; No of Pins: 625; Temperature Range: Ind PDF资料下载
参数资料
| 型号： | ADSP-TS101SAB1-000 |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 300 MHz TigerSHARC Processor with 6 Mbit on-chip SRAM; Package: 625 ball BGA; No of Pins: 625; Temperature Range: Ind |
| 中文描述： | 64-BIT, 125 MHz, OTHER DSP, PBGA625 |
| 封装： | 27 X 27 MM, PLASTIC, MS-034, BGA-625 |
| 文件页数： | 28/48页 |
| 文件大小： | 679K |
| 代理商： | ADSP-TS101SAB1-000 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
Rev. C
|
Page 34 of 48
|
May 2009
ADSP-TS101S
TEST CONDITIONS
The test conditions for timing parameters appearing in Table 29
on Page 29 and Table 30 on Page 30 include output disable time,
output enable time, and capacitive loading. The timing specifi-
cations for the DSP apply for the voltage reference levels in
Output Disable Time
Output pins are considered to be disabled when they stop driv-
ing, go into a high impedance state, and start to decay from their
output high or low voltage. The time for the voltage on the bus
to decay by V is dependent on the capacitive load, CL and the
load current, IL. This decay time can be approximated by the fol-
lowing equation:
The output disable time tDIS is the difference between
tMEASURED_DIS is the interval from when the reference signal
switches to when the output voltage decays V from the mea-
sured output high or output low voltage. The tDECAY value is
calculated with test loads CL and IL, and with V equal to 0.5 V.
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high impedance state to when they start driv-
ing. The time for the voltage on the bus to ramp by V is
dependent on the capacitive load, CL, and the drive current, ID.
This ramp time can be approximated by the following equation:
The output enable time tENA is the difference between
tMEASURED_ENA is the interval from when the reference signal
switches to when the output voltage ramps V from the mea-
sured three-stated output level. The tRAMP value is calculated
with test load CL, drive current ID, and with V equal to 0.5 V.
Capacitive Loading
Figure 31 shows the circuit with variable capacitance that is
used for measuring typical output rise and fall times. Figure 32
through Figure 39 show how output rise time varies with capac-
itance. Figure 40 graphically shows how output valid varies with
load capacitance. (Note that this graph or derating does not
apply to output disable delays; see Output Disable Time on
linear outside the ranges shown.
Figure 29. Voltage Reference Levels for AC Measurements
(Except Output Enable/Disable)
Figure 30. Output Enable/Disable
INPUT
OR
OUTPUT
1.5V
REFERENCE
SIGNAL
tDIS
OUTPUT STARTS
DRIVING
VOH (MEASURED) – V
VOL (MEASURED) + V
tMEASURED_DIS
VOH (MEASURED)
VOL (MEASURED)
2.0V
1.0V
HIGH IMPEDANCE STATE.
TEST CONDITIONS CAUSE THIS
VOLTAGE TO BE APPROXIMATELY 1.5V.
OUTPUT STOPS
DRIVING
tDECAY
tENA
tMEASURED_ENA
tRAMP
t
DECAY
C
L
V
I
L
---------------
=
Figure 31. Equivalent Device Loading for AC Measurements
(Includes All Fixtures)
Figure 32. Typical Output Rise and Fall Time (10%–90%, VDD_IO =3.3 V)
vs. Load Capacitance at Strength 0
t
RAMP
C
L
V
I
D
---------------
=
1.5V
TO
OUTPUT
PIN
VARIABLE
(10pF to 100pF)
0
10
20
30
40
50
60
70
80
90
100
0
5
10
15
20
25
R
IS
E
A
N
D
F
A
L
T
IM
E
S
(n
s
)
LOAD CAPACITANCE (pF)
RISE TIME
y = 0.2015x + 3.8869
FALL TIME
y = 0.174x + 2.6931
STRENGTH 0
(VDD_IO =3.3V)
相关PDF资料 |
PDF描述 |
|---|---|
| ADSP-TS101SAB2-000 | 300 MHz TigerSHARC Processor with 6 Mbit on-chip SRAM; Package: 484 ball BGA; No of Pins: 484; Temperature Range: Ind |
| ADSP-TS203SABP-050 | 500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM; Package: 576 ball SBGA; No of Pins: 576; Temperature Range: Ind |
| ADSP-TS203SABPZ050 | 500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM; Package: 576 ball SBGA; No of Pins: 576; Temperature Range: Ind |
| ADSQ-1410-EX-C | 4-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, DMA66 |
| ADT-2734-MM-35M-02 | MALE-MALE, RF STRAIGHT ADAPTER, PLUG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-TS101SAB1-100 | 功能描述:IC DSP CTRLR 128BIT BUS 625BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-TS101SAB1Z000 | 功能描述:IC DSP CONTROLLER 6MBIT 625-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-TS101SAB1Z100 | 功能描述:IC DSP CTRLR 128BIT BUS 625-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:TigerSHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-TS101SAB2-000 | 功能描述:IC DSP CONTROLLER 6MBIT 484 BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-TS101SAB2-050 | 制造商:Analog Devices 功能描述:TIGERSHARC - Trays |
发布紧急采购，3分钟左右您将得到回复。