参数资料
型号: ADSP-TS201SABP-060
厂商: Analog Devices Inc
文件页数: 11/48页
文件大小: 0K
描述: IC PROCESSOR 600MHZ 576BGA
标准包装: 1
系列: TigerSHARC®
类型: 定点/浮点
接口: 主机接口,连接端口,多处理器
时钟速率: 600MHz
非易失内存: 外部
芯片上RAM: 3MB
电压 - 输入/输出: 2.50V
电压 - 核心: 1.20V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 576-BBGA 裸露焊盘
供应商设备封装: 576-BGA-ED(25x25)
包装: 托盘
配用: ADZS-TS201S-EZLITE-ND - KIT LITE EVAL FOR ADSP-TS201S
ADSP-TS201S
Rev. C
|
Page 19 of 48
|
December 2006
Table 13. Impedance Control Selection
CONTROLIMP1-0
Driver Mode
00 (recommended)
Normal
01
Reserved
10 (default)
A/D Mode
11
Reserved
Table 14. Drive Strength/Output Impedance Selection
DS2–0
Pins
Drive
Strength
1
Output
Impedance
2
000
Strength 0 (11.1%)
26
Ω
001
Strength 1 (23.8%)
32
Ω
010
Strength 2 (36.5%)
40
Ω
011
Strength 3 (49.2%)
50
Ω
100
Strength 4 (61.9%)
62
Ω
101 (default)
Strength 5 (74.6%)
70
Ω
110
Strength 6 (87.3%)
96
Ω
111
Strength 7 (100%)
120
Ω
1 CONTROLIMP1 = 0, A/D mode disabled.
2 CONTROLIMP1 = 1, A/D mode enabled.
Table 15. Pin Definitions—Power, Ground, and Reference
Signal
Type
Term
Description
VDD
Pna
VDD pins for internal logic.
VDD_A
Pna
VDD pins for analog circuits. Pay critical attention to bypassing this supply.
VDD_IO
Pna
VDD pins for I/O buffers.
VDD_DRAM
Pna
VDD pins for internal DRAM.
VREF
I
na
Reference voltage defines the trip point for all input buffers, except SCLK, RST_IN,
POR_IN, IRQ3–0, FLAG3–0, DMAR3–0, ID2–0, CONTROLIMP1–0, LxDATO3–0P/N,
LxCLKOUTP/N, LxDATI3–0P/N, LxCLKINP/N, TCK, TDI, TMS, and TRST. VREF can be
connected to a power supply or set by a voltage divider circuit as shown in Figure 6.
SCLK_VREF
I
na
System Clock Reference. Connect this pin to a reference voltage as shown in Figure 7.
VSS
Gna
Ground pins.
NC
nc
No Connect. Do not connect these pins to anything (not to any supply, signal, or each
other). These pins are reserved and must be left unconnected.
I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down
5k
Ω; pu = internal pull-up 5 kΩ; pd_0 = internal pull-down 5 kΩ on DSP ID = 0; pu_0 = internal pull-up 5 kΩ on DSP ID = 0; pu_od_0 = internal
pull-up 500
Ω on DSP ID = 0; pd_m = internal pull-down 5 kΩ on DSP bus master; pu_m = internal pull-up 5 kΩ on DSP bus master; pu_ad
= internal pull-up 40 k
Ω. For more pull-down and pull-up information, see Electrical Characteristics on Page 22.
Term (termination of unused pins) column symbols: epd = external pull-down approximately 5 k
Ω to VSS; epu = external pull-up approx-
imately 5 k
Ω to VDD_IO, nc = not connected; na = not applicable (always used); VDD_IO = connect directly to VDD_IO; VSS = connect directly to VSS
相关PDF资料
PDF描述
VE-B3H-CY-S CONVERTER MOD DC/DC 52V 50W
ADSP-21060KSZ-133 IC DSP CONTROLLER 32BIT 240-MQFP
EBC25DRTS CONN EDGECARD 50POS DIP .100 SLD
VE-B3D-CY-S CONVERTER MOD DC/DC 85V 50W
TPSD686K020R0200 CAP TANT 68UF 20V 10% 2917
相关代理商/技术参数
参数描述
ADSP-TS201SABP-10X 制造商:Analog Devices 功能描述:
ADSP-TS201SABP-15X 制造商:Analog Devices 功能描述:
ADSP-TS201SABP-ENG 制造商:Analog Devices 功能描述:
ADSP-TS201SABP-ENG1 制造商:Analog Devices 功能描述:
ADSP-TS201SABPZ050 功能描述:IC PROCESSOR 500MHZ 576BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘