- 您现在的位置：买卖IC网 > PDF目录12018 > ADUC812BSZ (Analog Devices Inc)IC ADC 12BIT MULTICH MCU 52-MQFP PDF资料下载
参数资料
| 型号： | ADUC812BSZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 19/57页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT MULTICH MCU 52-MQFP |
| 产品培训模块： | Process Control |
| 标准包装： | 1 |
| 系列： | MicroConverter® ADuC8xx |
| 核心处理器： | 8052 |
| 芯体尺寸： | 8-位 |
| 速度： | 16MHz |
| 连通性： | I²C，SPI，UART/USART |
| 外围设备： | PSM，温度传感器，WDT |
| 输入/输出数： | 34 |
| 程序存储器容量： | 8KB（8K x 8） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 640 x 8 |
| RAM 容量： | 256 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 数据转换器： | A/D 8x12b，D/A 2x12b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 52-QFP |
| 包装： | 托盘 |
| 产品目录页面： | 738 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
REV.
ADuC812
–26–
MOSI (Master Out, Slave In Pin)
The MOSI (master out, slave in) pin is configured as an output
line in master mode and an input line in slave mode. The
MOSI line on the master (data out) should be connected to the
MOSI line in the slave device (data in). The data is transferred as
byte wide (8-bit) serial data, MSB first.
SCLOCK (Serial Clock I/O Pin)
The master serial clock (SCLOCK) is used to synchronize the
data being transmitted and received through the MOSI and MISO
data lines. A single data bit is transmitted and received in each
SCLOCK period. Therefore, a byte is transmitted/received after
eight SCLOCK periods. The SCLOCK pin is configured as an
output in master mode and as an input in slave mode. In master
mode, the bit rate, polarity, and phase of the clock are controlled
by the CPOL, CPHA, SPR0, and SPR1 bits in the SPICON SFR
(see Table XI). In slave mode, the SPICON register will have to
be configured with the phase and polarity (CPHA and CPOL) of
the expected input clock. In both master and slave modes, the
data is transmitted on one edge of the SCLOCK signal and
sampled on the other. It is important therefore that the CPHA
and CPOL are configured the same for the master and slave
devices.
SS (Slave Select Input Pin)
The Slave Select (
SS) input pin is shared with the ADC5 input.
To configure this pin as a digital input, the bit must be cleared,
e.g., CLR P1.5.
This line is active low. Data is only received or transmitted in
slave mode when the
SS pin is low, allowing the ADuC812 to
be used in single master, multislave SPI configurations. If
CPHA = 1, then the
SS input may be permanently pulled low.
With CPHA = 0, the
SS input must be driven low before the
first bit in a byte wide transmission or reception, and return
high again after the last bit in that byte wide transmission or
reception. In SPI Slave mode, the logic level on the external
SS
pin can be read via the SPR0 bit in the SPICON SFR. The follow-
ing SFR registers are used to control the SPI interface.
SPI Control
SPICON
Register
SFR Address
F8H
Power-On Default Value
OOH
Bit Addressable
Yes
I
P
S
IL
O
C
WE
P
SM
I
P
SL
O
P
CA
H
P
C1
R
P
S0
R
P
S
Table XI. SPICON SFR Bit Designations
Bit
Name
Description
7
ISPI
SPI Interrupt Bit.
Set by MicroConverter at the end of each SPI transfer.
Cleared directly by user code or indirectly by reading the SPIDAT SFR.
6
WCOL
Write Collision Error Bit.
Set by MicroConverter if SPIDAT is written to while an SPI transfer is in progress.
Cleared by user code.
5
SPE
SPI Interface Enable Bit.
Set by user to enable the SPI interface.
Cleared by user to enable I
2C interface.
4
SPIM
SPI Master/Slave Mode Select Bit.
Set by user to enable Master mode operation (SCLOCK is an output).
Cleared by user to enable Slave mode operation (SCLOCK is an input).
3
CPOL
*
Clock Polarity Select Bit.
Set by user if SCLOCK idles high.
Cleared by user if SCLOCK idles low.
2
CPHA
*
Clock Phase Select Bit.
Set by user if leading SCLOCK edge is to transmit data.
Cleared by user if trailing SCLOCK edge is to transmit data.
1
SPR1
SPI Bit Rate Select Bits.
0
SPR0
These bits select the SCLOCK rate (bit rate) in Master mode as follows:
SPR1
SPR0
Selected Bit Rate
00
fOSC/4
01
fOSC/8
10
fOSC/32
11
fOSC/64
In SPI Slave mode, i.e., SPIM = 0, the logic level on the external
SS pin can be read
via the SPR0 bit.
*The CPOL and CPHA bits should both contain the same values for master and slave devices.
F
相关PDF资料 |
PDF描述 |
|---|---|
| AT32UC3C1512C-AZT | IC MCU 32BIT 512KB FLASH 100TQFP |
| VI-JVP-IY-F3 | CONVERTER MOD DC/DC 13.8V 50W |
| VE-233-IY-F2 | CONVERTER MOD DC/DC 24V 50W |
| VE-233-IY-F1 | CONVERTER MOD DC/DC 24V 50W |
| VE-2NY-IW-F1 | CONVERTER MOD DC/DC 3.3V 66W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC812BSZ-01 | 制造商:Analog Devices 功能描述:12-BIT ADC WITH EMBEDDED MCU I.C. |
| ADUC812BSZ-REEL | 功能描述:IC MCU FLASH 12BIT ADC 52MQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND |
| ADUC813BS | 制造商:Analog Devices 功能描述:12-BIT ADC WITH EMBEDDED MCU I.C. - Trays |
| ADUC814 | 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter, Small Package 12-Bit ADC with Embedded Flash MCU |
| ADUC814_02 | 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter, Small Package 12-Bit ADC with Embedded FLASH MCU |
发布紧急采购，3分钟左右您将得到回复。