参数资料
型号: ADUC836BSZ
厂商: Analog Devices Inc
文件页数: 33/80页
文件大小: 0K
描述: IC ADC DUAL 16BIT W/MCU 52-MQFP
产品培训模块: Process Control
标准包装: 1
系列: MicroConverter® ADuC8xx
核心处理器: 8052
芯体尺寸: 8-位
速度: 12.58MHz
连通性: EBI/EMI,I²C,SPI,UART/USART
外围设备: POR,PSM,PWM,温度传感器,WDT
输入/输出数: 34
程序存储器容量: 62KB(62K x 8)
程序存储器类型: 闪存
EEPROM 大小: 4K x 8
RAM 容量: 2.25K x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 5.25 V
数据转换器: A/D 7x16b; D/A 1x12b
振荡器型: 内部
工作温度: -40°C ~ 125°C
封装/外壳: 52-QFP
包装: 托盘
产品目录页面: 738 (CN2011-ZH PDF)
ADuC836
–38–
ADuC836
–39–
ON-CHIP PLL
The ADuC836 is intended for use with a 32.768 kHz watch
crystal. A PLL locks onto a multiple (384) of this to provide a
stable 12.582912 MHz clock for the system. The core can
operate at this frequency, or at binary submultiples of it, to allow
power saving in cases where maximum core performance is not
required.The default core clock is the PLL clock divided by
8 or 1.572864 MHz.The ADC clocks are also derived from the
PLL clock, with the modulator rate being the same as the crystal
oscillator frequency.This choice of frequencies ensures that the
modulators and the core will be synchronous, regardless of the
core clock rate.The PLL control register is PLLCON.
Table XVII. PLLCON SFR Bit Designations
Bit
Name
Description
7
OSC_PD
Oscillator Power-Down Bit.
Set by user to halt the 32 kHz oscillator in Power-Down mode.
Cleared by user to enable the 32 kHz oscillator in Power-Down mode.
This feature allows the TIC to continue counting even in Power-Down mode.
6
LOCK
PLL Lock Bit.This is a read-only bit.
Set automatically at power-on to indicate the PLL loop is correctly tracking the crystal clock. After
power-down, this bit can be polled to wait for the PLL to lock.
Cleared automatically at power-on to indicate the PLL is not correctly tracking the crystal clock.This may
be due to the absence of a crystal clock or an external crystal at power-on. In this mode, the PLL output
can be 12.58 MHz ± 20%. After the ADuC836 wakes up from power-down, user code may poll this bit
to wait for the PLL to lock. If LOCK = 0, then the PLL is not locked.
5
–––
Reserved for Future Use. Should be written with 0.
4
LTEA
Reading this bit returns the state of the external EA pin latched at reset or power-on.
3
FINT
Fast Interrupt Response Bit.
Set by user enabling the response to any interrupt to be executed at the fastest core clock frequency,
regardless of the configuration of the CD2–0 bits (see below). After user code has returned from an interrupt,
the core resumes code execution at the core clock selected by the CD2–0 bits. Cleared by user to disable
the fast interrupt response feature.
2
CD2
CPU (Core Clock) Divider Bits.
1
CD1
This number determines the frequency at which the microcontroller core will operate.
0
CD0
CD2
CD1
CD0
Core Clock Frequency (MHz)
0
12.582912
0
1
6.291456
0
1
0
3.145728
0
1
1.572864 (Default Core Clock Frequency)
1
0
0.786432
1
0
1
0.393216
1
0
0.196608
1
0.098304
PLLCON
PLL Control Register
SFR Address
D7H
Power-On Default Value
03H
Bit Addressable
No
REV. A
相关PDF资料
PDF描述
ADUC841BSZ62-5 IC ADC/DAC 12BIT W/MCU 52-MQFP
VJ1825Y103JBGAT4X CAP CER 10000PF 1KV 5% X7R 1825
SCRU-01 CONN RCPT IP68 USB A PNL MNT
VJ1825Y153JBGAT4X CAP CER 0.015UF 1KV 5% X7R 1825
VJ1825Y223JBGAT4X CAP CER 0.022UF 1KV 5% X7R 1825
相关代理商/技术参数
参数描述
ADUC841 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
ADUC841BCP32-5 制造商:Analog Devices 功能描述:MICROCONVERTER 1-CYCLE VERSION ADUC829 - Trays
ADUC841BCP62-3 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 20MHZ 3.3V 56LFCSP - Bulk
ADUC841BCP62-5 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 5V 56-Pin LFCSP EP
ADUC841BCP8-3 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 20MHZ 3.3V 56LFCSP - Bulk