参数资料
型号: AT85C51SND3B1-7FTUL
厂商: Atmel
文件页数: 16/119页
文件大小: 0K
描述: IC DECODER/ENCODER DGTL 100CBGA
标准包装: 90
类型: 音频编码器/解码器
应用: 移动电话,手机,视频显示器
电压 - 电源,数字: 1.65 V ~ 3.6 V
安装类型: 表面贴装
封装/外壳: 100-TFBGA
供应商设备封装: 100-CTBGA(9x9)
包装: 托盘
112
AT85C51SND3B
7632D–MP3–01/07
Table 111. Abort flow
Isochronous Mode
For Isochronous IN endpoints, it is possible to automatically switch the banks on each
start of frame (SOF). This is done by setting ISOSW. The CPU has to fill the bank of the
endpoint; the bank switching will be automatic as soon as a SOF is seen by the
hardware.
A clear of FIFOCON does not have any effects in this mode.
In the case that a SOF is missing (noise on USB pad, …), the controller will automati-
cally build internally a “pseudo” start of frame and the bank switching is made. The SOFI
interrupt is triggered and the frame number FNUM10:0 is increased.
Underflow
An underflow can occur during IN stage if the host attempts to read a bank which is
empty. In this situation, the UNDERFI interrupt is triggered.
An underflow can also occur during OUT stage if the host send a packet while the banks
are already full. Typically, he CPU is not fast enough. The packet is lost.
It is not possible to have underflow error during OUT stage, in the CPU side, since the
CPU should read only if the bank is ready to give data (RXOUTI=1 or RWAL=1)
CRC Error
A CRC error can occur during OUT stage if the USB controller detects a bad received
packet. In this situation, the STALLI interrupt is triggered. This does not prevent the
RXOUTI interrupt from being triggered.
Overflow
In Control, Isochronous, Bulk or Interrupt Endpoint, an overflow can occur during OUT
stage, if the host attempts to write in a bank that is too small for the packet. In this situa-
tion, the OVERFI interrupt is triggered (if enabled). The packet is acknowledged and the
RXOUTI interrupt is also triggered (if enabled). The bank is filled with the first bytes of
the packet.
It is not possible to have overflow error during IN stage, in the CPU side, since the CPU
should write only if the bank is ready to access data (TXINI=1 or RWAL=1).
Endpoint
Abort
Abort done
Abort is based on the fact
that no banks are busy,
meaning that nothing has to
be sent.
Disable the TXINI interrupt.
Endpoint
reset
NBUSYBK
=0
Yes
Clear
UEIENX.
TXINE
No
KILLBK=1
Yes
Kill the last written
bank.
Wait for the end of the
procedure.
No
相关PDF资料
PDF描述
JN1FS04FKK CONN PLUG 4POS R/A W/SOCKET SLD
AD1970JSTZRL IC ENCODER BTSC W/CODEC 48-LQFP
ADV7177KSZ IC DAC VIDEO NTSC 3-CH 44MQFP
VI-24L-CU-S CONVERTER MOD DC/DC 28V 200W
VI-24K-CU-S CONVERTER MOD DC/DC 40V 200W
相关代理商/技术参数
参数描述
AT85C51SND3B1N-DDV 功能描述:音频 DSP Microcontroller RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
AT85C51SND3B1N-RTTUL 功能描述:音频 DSP Microcontroller RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
AT85C51SND3B1-RTTUL 功能描述:音频 DSP MP3/WMA USB2.0 w/o DAC+DC/DC RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
AT85C51SND3B2-RTTUL 功能描述:音频 DSP Microcontroller RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
AT85C51SND3BX 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:MP3 Microcontrollers