参数资料
型号: AT89LP51-20PU
厂商: Atmel
文件页数: 43/117页
文件大小: 0K
描述: MCU 8051 4K FLASH 20MHZ
标准包装: 10
系列: 89LP
核心处理器: 8051
芯体尺寸: 8-位
速度: 20MHz
连通性: EBI/EMI,I²C,SPI,UART/USART
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 36
程序存储器容量: 4KB(4K x 8)
程序存储器类型: 闪存
RAM 容量: 256 x 8
电压 - 电源 (Vcc/Vdd): 2.4 V ~ 5.5 V
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 40-DIP(0.600",15.24mm)
包装: 管件
31
3709D–MICRO–12/11
AT89LP51/52
6.4
System Clock Divider
The CDV
2-0 bits in CLKREG allow the system clock to be divided down from the selected clock
source by powers of 2. The clock divider provides users with a greater frequency range when
using the Internal Oscillator. For example, to achieve a 230.4 kHz system frequency when using
the RC oscillator, CDV
2-0 should be set to 011B for divide-by-8 operation. The divider can also
be used to reduce power consumption by decreasing the operational frequency during non-criti-
cal periods. The resulting system frequency is given by the following equation:
where f
OSC is the frequency of the selected clock source. The clock divider will prescale the clock
for the CPU and all peripherals. The value of CDV may be changed at any time without interrupt-
ing normal execution. Changes to CDV are synchronized such that the system clock will not
pass through intermediate frequencies. When CDV is updated, the new frequency will take
affect within a maximum period of 32 x t
OSC.
In Compatibility mode the divider defaults to divide-by-2 and and in Fast mode it defaults to no
division.
Note:
The reset value of CLKREG is 0000000B in Fast mode and 01010010B in Compatibility mode.
fSYS
f
OSC
2
CDV
-------------
=
Table 6-2.
CLKREG
– Clock Control Register
CLKREG = 8FH
Reset Value = 0?0? 00?0B
Not Bit Addressable
TPS3TPS2TPS1TPS0
CDV2
CDV1
CDV0
Bit
7
6
543
21
0
Symbol
Function
TPS[3-0]
Timer Prescaler. The Timer Prescaler selects the time base for Timer 0, Timer 1, Timer 2 and the Watchdog Timer. The
prescaler is implemented as a 4-bit binary down counter. When the counter reaches zero it is reloaded with the value
stored in the TPS bits to give a division ratio between 1 and 16. By default the timers will count every clock cycle in Fast
mode (TPS = 0000B) and every six cycles in Compatibility mode (TPS = 0101B).
CDV[2-0]
System Clock Division. Determines the frequency of the system clock relative to the oscillator clock source.
CDIV2
CDIV1
CDIV0
System Clock Frequency
000fOSC/1
001fOSC/2
010f
OSC/4
011fOSC/8
100fOSC/16
101f
OSC/32
110Reserved
111Reserved
相关PDF资料
PDF描述
VE-B7K-IX-F4 CONVERTER MOD DC/DC 40V 75W
ATMEGA32L-8MU IC AVR MCU 32K 8MHZ 3V 44-QFN
VE-BTJ-IW-F1 CONVERTER MOD DC/DC 36V 100W
MB95F168JAPMC1-GE1 IC MCU FLASH 60K ROM 64LQFP
D38999/26MB5SA CONN PLUG 5POS STRAIGHT W/SCKT
相关代理商/技术参数
参数描述
AT89LP51ED2-20AAU 功能描述:8位微控制器 -MCU 64KB 20MHz 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP51ED2-20AU 功能描述:8位微控制器 -MCU 64KB 20MHz 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP51ED2-20JU 功能描述:8位微控制器 -MCU 64KB 20MHz 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP51ED2-20MU 功能描述:8位微控制器 -MCU 64KB 20MHz 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP51ED2-20PU 功能描述:8位微控制器 -MCU 64KB 20MHz 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT