参数资料
型号: BX80532KE2000D
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 2000 MHz, MICROPROCESSOR, XMA
文件页数: 60/102页
文件大小: 1464K
代理商: BX80532KE2000D
60
Intel Xeon Processor with 533 MHz Front Side Bus at 2 GHz to 3.06 GHz
4.2
Signal Definitions
Table 41. Signal Definitions (Sheet 1 of 9)
Name
Type
Description
Notes
A[35:3]#
I/O
A[35:3]# (Address) define a 236 byte physical memory address space. In sub-phase
1 of the address phase, these pins transmit the address of a transaction. In sub-
phase 2, these pins transmit transaction type information. These signals must
connect the appropriate pins of all agents on the front side bus. A[35:3]# are
protected by parity signals AP[1:0]#. A[35:3]# are source synchronous signals and
are latched into the receiving buffers by ADSTB[1:0]#.
On the active-to-inactive transition of RESET#, the processors sample a subset of
the A[35:3]# pins to determine their power-on configuration. See Section 6.1.
4
A20M#
I
If A20M# (Address-20 Mask) is asserted, the processor masks physical address bit
20 (A20#) before looking up a line in any internal cache and before driving a read/
write transaction on the bus. Asserting A20M# emulates the 8086 processor's
address wrap-around at the 1 MByte boundary. Assertion of A20M# is only
supported in real mode.
A20M# is an asynchronous signal. However, to ensure recognition of this signal
following an I/O write instruction, it must be valid along with the TRDY# assertion of
the corresponding I/O write bus transaction.
3
ADS#
I/O
ADS# (Address Strobe) is asserted to indicate the validity of the transaction
address on the A[35:3]# pins. All bus agents observe the ADS# activation to begin
parity checking, protocol checking, address decode, internal snoop, or deferred
reply ID match operations associated with the new transaction. This signal must
connect the appropriate pins on all front side bus agents.
4
ADSTB[1:0]#
I/O
Address strobes are used to latch A[35:3]# and REQ[4:0]# on their rising and falling
edge.
4
AP[1:0]#
I/O
AP[1:0]# (Address Parity) are driven by the request initiator along with ADS#,
A[35:3]#, and the transaction type on the REQ[4:0]# pins. A correct parity signal is
high if an even number of covered signals are low and low if an odd number of
covered signals are low. This allows parity to be high when all the covered signals
are high. AP[1:0]# should connect the appropriate pins of all front side bus agents.
The following table defines the coverage model of these signals.
4
BCLK[1:0]
I
The differential pair BCLK (Bus Clock) determines the bus frequency. All processor
front side bus agents must receive these signals to drive their outputs and latch
their inputs.
All external timing parameters are specified with respect to the rising edge of
BCLK0 crossing the falling edge of BCLK1.
4
Request Signals
Subphase 1
Subphase 2
A[35:24]#
AP0#
AP1#
A[23:3]#
AP1#
AP0#
REQ[4:0]#
AP1#
AP0#
相关PDF资料
PDF描述
BX80532KC1900E 1900 MHz, MICROPROCESSOR
BU-61582D0-290S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
BU-61582D0-300K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
BU-61582D1-391Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
BU-61582D1-410S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
相关代理商/技术参数
参数描述
BX80532KE2000DU 制造商:Intel 功能描述:XEON 2.0GHZ 533FSB 1U - Boxed Product (Development Kits)
BX80532KE2400DSL73L 制造商:Intel 功能描述:
BX80532KE2400E 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.4GHZ - Boxed Product (Development Kits)
BX80532KE2400EU 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.4GHZ - Boxed Product (Development Kits)
BX80532KE2667D 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.66GHZ - Boxed Product (Development Kits)